PCF2111

### GENERAL DESCRIPTION

The PCF2111 is a single chip, silicon gate CMOS circuit designed to drive an LCD (Liquid Crystal Display) with up to 64 segments in a duplex manner; specially for low voltage applications. A three-line bus structure enables serial data transfer with microcontrollers. All inputs are CMOS/NMOS compatible.

### **Features**

- 64 LCD-segment drive capability
- Supply voltage 2.25 to 6.5 V
- Low current consumption
- Serial data input
- CBUS control
- One-point built-in oscillator
- Expansion possiblity




Fig. 1 Block diagram.

### PACKAGE OUTLINES

PCF2111P: 40-lead DIL: plastic (SOT-129).

PCF2111T: 40-lead mini-pack; plastic (VSO-40; SOT-158A).

### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage with respect to V <sub>SS</sub>	$v_{DD}$	−0 3 to 8 V
Voltage on any pin	$v_n$	$V_{SS}$ $-0.3$ to $V_{DD}$ + 0.3 $V$
Operating ambient temperature range	$T_{amb}$	$-40 \text{ to} + 85 ^{\circ}\text{C}$
Storage temperature range	$T_{stg}$	-55 to + 125 °C

### **HANDLING**

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS devices').

### **CHARACTERISTICS**

 $V_{DD}$  = 2.25 to 6 5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 to + 85 °C;  $R_o$  = 1 M $\Omega$ ;  $C_o$  = 680 pF; unless otherwise specified

parameter	condition	symbol	min.	typ.	max.	unit
Supply current	no external load	I <sub>DD</sub>		10	50	μΑ
Supply current	no external load; $T_{amb} = -25 \text{ to} + 85 ^{\circ}\text{C}$	1 <sub>DD</sub>	_	_	30	μΑ
Display frequency	see Fig. 8; $T = 680 \mu s$	fLCD	60	80	100	Hz
D.C. component of LCD drive	with respect to V <sub>SX</sub>	V <sub>BP</sub>	_	± 10	_	mV
Load on each segment driver			_	_	10 500	MΩ pF
Load on each backplane driver			  -		1 5	MΩ nF
Input voltage HIGH	1)	VIH	2	_	_	V
Input voltage LOW	see Fig. 9	VIL	_	_	0.6	V
Rise time $V_{BP}$ to $V_{SX}$	max, load	t <sub>r</sub>	_	20	_	μs
Inputs CLB, DATA, DLEN	see note on next page				}	
Input capacitance	for SOT-129 package for SOT-158A package	C <sub>IN</sub>	-	_	10 5	pF p <b>F</b>
Rise and fall times	see Fig. 2	t <sub>r</sub> , t <sub>f</sub>	-	-	10	μs
CLB pulse width HIGH	see Fig. 2	twH	1	-	-	μs
CLB pulse width LOW	see Fig. 2	tWL	9	_	_	μς

## CHARACTERISTICS (continued)

parameter	condition	symbol	min.	typ.	max.	unit
Data set-up time DATA → CLB	see Fig. 2	<sup>t</sup> SUDA	8	_	_	μs
Data hold time DATA → CLB	see Fig. 2	<sup>t</sup> HDDA	8	_	_	μs
Enable set-up time DLEN → CLB	see Fig. 2	t <sub>SUEN</sub>	1	_	_	μs
Disable set-up time CLB → DLEN	see Fig. 2	<sup>t</sup> SUDI	8	_	_	μs
Set-up time (load pulse) DLEN	see Fig. 2	tSULD	8	-	_	μs
Busy-time from load pulse to next start of transmission	see Fig. 2	t <sub>BUSY</sub>	8	-	_	μς
Set-up time (leading zero) DATA — CLB	see Fig. 2	<sup>t</sup> SULZ	8	_	_	μs

### Note

All timing values are referred to  $V_{IH\,min}$  and  $V_{IL\,max}$  (see Fig. 2). If external resistors are used in the bus lines (see Fig. 9), the extra time constant has to be added.




Fig. 2 CBUS timing.




Fig. 3 CBUS data format.

## Notes to Fig. 3

An LCD segment is activated when the corresponding DATA-bit is HIGH. When DATA-bit 33 is HIGH, the A-latches (BP1) are loaded. With DATA-bit 33 LOW, the B-latches (BP2) are loaded. CLB-pulse 35 transfers data from shift register to selected latches.

The following tests are carried out by the bus control logic:

- a. Test on leading zero.
- b. Test on number of DATA-bits.
- c. Test of disturbed DLEN and DATA signals during transmission.

If one of the test conditions is not fulfilled, no action follows the load condition (load pulse with DLEN is LOW) and the driver is ready to receive new data.




Fig. 4 Output resistance of backplane and segments.

$$T_{amb} = -40 \, {}^{\circ}\text{C}; --- T_{amb} = +25 \, {}^{\circ}\text{C}; --- T_{amb} = +25 \, {}^{\circ}\text{C};$$




Fig. 6 Display frequency as a function of  $R_0 \times C_0$  time;  $T_{amb} = 25$  °C.




Fig. 5 Display frequency as a function of

supply voltage; 
$$R_0C_0 = 680 \mu s$$
.  
 $T_{amb} = -40 \, ^{\circ}C$ ;  $---T_{amb} = +25 \, ^{\circ}C$ ;  
 $-\cdot-\cdot T_{amb} = +85 \, ^{\circ}C$ .




Fig. 7 Supply current as a function of supply voltage.




Fig. 8 Timing diagram.





Fig. 9 Input circuitry.

## Note to Fig. 9

VSS line is common. In systems where it is expected that  $V_{DD2} > V_{DD1} + 0.5 \text{ V}$ , a resistor should be inserted to reduce the current flowing through the input protection. Maximum input current  $\leq 40 \, \mu\text{A}$ .



(1) In the slave mode, the serial resistors between BP1 and BP2 of the PCF2111 and the backplane of the LCD must be  $> 2.7 \text{ k}\Omega$ . In most applications the resistance of the interconnection to the LCD already has a higher value.

Fig. 10 Diagram showing expansion possibility for a 16-digit plus 16 decimal points LCD.

### Note to Fig. 10

By connecting OSC to  $V_{SS}$  the BP-pins become inputs and generate signals synchronized to the single oscillator frequency, thus allowing expansion of several PCF2111, PCF2110 and PCF2100 ICs up to the BP drive capability of the master.

PCF2100 is a 40 LCD-segment driver; PCF2110 is a 60 LCD-segment driver plus 2 LED driver outputs.




Fig. 11 Pinning diagram.

## **PINNING** Supply 2 Positive supply $\Lambda^{DD}$ $V_{SS}$ Negative supply Inputs 3 OSC Oscillator input DATA Data line 39 40 **DLEN CBUS** Data line enable CLB Clock burst **Outputs** 38 BP1 Backplane drivers (common of 37 BP2 LCD) S1 to S32 LCD driver outputs