

GENERAL DESCRIPTION

The PCF2111 is a single chip, silicon gate CMOS circuit designed to drive an LCD (Liquid Crystal Display) with up to 64 segments in a duplex manner; specially for low voltage applications. A three-line bus structure enables serial data transfer with microcontrollers. All inputs are CMOS/NMOS compatible.

Features

- 64 LCD-segment drive capability
- Supply voltage 2.25 to 6.5 V
- Low current consumption
- Serial data input
- CBUS control
- One-point built-in oscillator
- Expansion possibility




Fig. 1 Block diagram.

PACKAGE OUTLINES

PCF2111P: 40-lead DIL; plastic (SOT-129).

PCF2111T: 40-lead mini-pack; plastic (VSO-40; SOT-158A).

LCD DUPLEX DRIVER**PCF2111****RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage with respect to V_{SS}	V_{DD}	-0.3 to 8 V
Voltage on any pin	V_n	$V_{SS} - 0.3$ to $V_{DD} + 0.3$ V
Operating ambient temperature range	T_{amb}	-40 to +85 °C
Storage temperature range	T_{stg}	-55 to +125 °C

HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS devices').

CHARACTERISTICS

$V_{DD} = 2.25$ to 6.5 V; $V_{SS} = 0$ V; $T_{amb} = -40$ to $+85$ °C; $R_O = 1$ M Ω ; $C_O = 680$ pF; unless otherwise specified

parameter	condition	symbol	min.	typ.	max.	unit
Supply current	no external load	I_{DD}	—	10	50	μ A
Supply current	no external load; $T_{amb} = -25$ to $+85$ °C	I_{DD}	—	—	30	μ A
Display frequency	see Fig. 8; $T = 680$ μ s	f_{LCD}	60	80	100	Hz
D.C. component of LCD drive	with respect to V_{SX}	V_{BP}	—	± 10	—	mV
Load on each segment driver			—	—	10	M Ω
			—	—	500	pF
Load on each backplane driver			—	—	1	M Ω
			—	—	5	nF
Input voltage HIGH	} see Fig. 9	V_{IH}	2	—	—	V
Input voltage LOW		V_{IL}	—	—	0.6	V
Rise time V_{BP} to V_{SX}	max. load	t_r	—	20	—	μ s
Inputs CLB, DATA, DLEN	see note on next page					
Input capacitance	for SOT-129 package	C_{IN}	—	—	10	pF
	for SOT-158A package	C_{IN}	—	—	5	pF
Rise and fall times	see Fig. 2	t_r, t_f	—	—	10	μ s
CLB pulse width HIGH	see Fig. 2	t_{WH}	1	—	—	μ s
CLB pulse width LOW	see Fig. 2	t_{WL}	9	—	—	μ s

LCD DUPLEX DRIVER

PCF2111

CHARACTERISTICS (continued)

parameter	condition	symbol	min.	typ.	max.	unit
Data set-up time DATA \rightarrow CLB	see Fig. 2	t_{SUDA}	8	—	—	μs
Data hold time DATA \rightarrow CLB	see Fig. 2	t_{HDDA}	8	—	—	μs
Enable set-up time DLEN \rightarrow CLB	see Fig. 2	t_{SUEN}	1	—	—	μs
Disable set-up time CLB \rightarrow DLEN	see Fig. 2	t_{SUDI}	8	—	—	μs
Set-up time (load pulse) DLEN \rightarrow CLB	see Fig. 2	t_{SULD}	8	—	—	μs
Busy-time from load pulse to next start of transmission	see Fig. 2	t_{BUSY}	8	—	—	μs
Set-up time (leading zero) DATA \rightarrow CLB	see Fig. 2	t_{SULZ}	8	—	—	μs

Note

All timing values are referred to V_{IHmin} and V_{ILmax} (see Fig. 2). If external resistors are used in the bus lines (see Fig. 9), the extra time constant has to be added.




Fig. 2 CBUS timing.




Fig. 3 CBUS data format.

Notes to Fig. 3

An LCD segment is activated when the corresponding DATA-bit is HIGH.

When DATA-bit 33 is HIGH, the A-latches (BP1) are loaded. With DATA-bit 33 LOW, the B-latches (BP2) are loaded. CLB-pulse 35 transfers data from shift register to selected latches.

The following tests are carried out by the bus control logic:

- Test on leading zero.
- Test on number of DATA-bits.
- Test of disturbed DLEN and DATA signals during transmission.

If one of the test conditions is not fulfilled, no action follows the load condition (load pulse with DLEN is LOW) and the driver is ready to receive new data.




Fig. 4 Output resistance of backplane and segments.

— $T_{amb} = -40\text{ }^{\circ}\text{C}$; --- $T_{amb} = +25\text{ }^{\circ}\text{C}$;
- · - · $T_{amb} = +85\text{ }^{\circ}\text{C}$.




Fig. 5 Display frequency as a function of supply voltage; $R_O C_O = 680\text{ }\mu\text{s}$.

— $T_{amb} = -40\text{ }^{\circ}\text{C}$; --- $T_{amb} = +25\text{ }^{\circ}\text{C}$;
- · - · $T_{amb} = +85\text{ }^{\circ}\text{C}$.




Fig. 6 Display frequency as a function of $R_O \times C_O$ time; $T_{amb} = 25\text{ }^{\circ}\text{C}$.




Fig. 7 Supply current as a function of supply voltage.

— $T_{amb} = -40\text{ }^{\circ}\text{C}$; --- $T_{amb} = +25\text{ }^{\circ}\text{C}$;
- · - · $T_{amb} = +85\text{ }^{\circ}\text{C}$.




Fig. 8 Timing diagram.




Fig. 9 Input circuitry.

Note to Fig. 9

V_{SS} line is common. In systems where it is expected that $V_{DD2} > V_{DD1} + 0.5\text{ V}$, a resistor should be inserted to reduce the current flowing through the input protection.

Maximum input current $\leq 40\text{ }\mu\text{A}$.

LCD DUPLEX DRIVER

PCF2111




Fig. 11 Pinning diagram.