

PBL 386 40/1 Subscriber Line Interface Circuit

Description

The PBL 386 40/1 Subscriber Line Interface Circuit (SLIC) is a 90 V bipolar integrated circuit for use in Digital Loop Carrier, FITL and other telecommunications equipment. The PBL 386 40/1 has been optimized for low total line interface cost and a high degree of flexibility in different applications.

The PBL 386 40/1 emulates resistive loop feed, programmable between $2 \times 50 \Omega$ and $2 \times 900 \Omega$, with short loop current limiting adjustable to max 45 mA. In the current limited region the loop feed is nearly constant current with a slight slope corresponding to $2 \times 30 \text{ k}\Omega$.

A second, lower battery voltage may be connected to the device to reduce short loop power dissipation. The SLIC automatically switches between the two battery supply voltages without need for external components or external control.

The SLIC incorporates loop current, ground key and ring trip detection functions. The PBL 386 40/1 is compatible with both loop and ground start signaling.

Two- to four-wire and four- to two-wire voice frequency (VF) signal conversion is accomplished by the SLIC in conjunction with either a conventional CODEC/filter or with a programmable CODEC/filter, e.g. SLAC, SiCoFi, Combo II. The programmable two-wire impedance, complex or real, is set by a simple external network.

Longitudinal voltages are suppressed by a feedback loop in the SLIC and the longitudinal balance specifications meet the DLC requirements.

The PBL 386 40/1 package options are 24-pin PDIP, 24-pin SOIC or 28-pin PLCC.

Key Features

- High and low battery with automatic switching
- 65 mW on-hook power dissipation in active state
- On-hook transmission
- Long loop battery feed tracks Vbat for maximum line voltage
- Only +5 V feed in addition to battery
- Selectable transmit gain (1x or 0.5x)
- No power-up sequence
- Tertiary protection arrangement
- Programmable signal headroom
- 43V open loop voltage @ -48V battery feed
- Constant loop voltage for line leakage <5 mA ($R_{Leak} \sim >10 \text{ k}\Omega$ @ -48V)
- Full longitudinal current capability during on-hook state
- Analog over temperature protection permits transmission while the protection circuit is active
- Line voltage measurement
- Polarity reversal
- Tip open state with ring ground detector
- -40°C to $+85^\circ\text{C}$ ambient temperature range





Figure 1. Block diagram 24 DIP/24 SOIC.

Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Temperature, Humidity				
Storage temperature range	T_{Stg}	-55	+150	°C
Operating temperature range	T_{Amb}	-40	+110	°C
Operating junction temperature range, Note 1	T_J	-40	+140	°C
Power supply, $-40^{\circ}\text{C} \leq T_{Amb} \leq +85^{\circ}\text{C}$				
V_{CC} with respect to A/BGND	V_{CC}	-0.4	6.5	V
V_{BAT2} with respect to A/BGND	V_{Bat2}	V_{Bat}	0.4	V
V_{Bat} with respect to A/BGND, continuous	V_{Bat}	-75	0.4	V
V_{Bat} with respect to A/BGND, 10 ms	V_{Bat}	-80	0.4	V
Power dissipation				
Continuous power dissipation at $T_{Amb} \leq +85^{\circ}\text{C}$	P_D		1.5	W
Ground				
Voltage between AGND and BGND	V_G	-3	3	V
Relay Driver				
Ring relay supply voltage			BGND+14	V
Ring trip comparator				
Input voltage	V_{DT}, V_{DR}	V_{Bat}	AGND	V
Input current	I_{DT}, I_{DR}	-5	5	mA
Digital inputs, outputs (C1, C2, C3, DET)				
Input voltage	V_{ID}	-0.4	V_{CC}	V
Output voltage	V_{OD}	-0.4	V_{CC}	V
TIPX and RINGX terminals, $-40^{\circ}\text{C} < T_{Amb} < +85^{\circ}\text{C}$				
TIPX, RINGX current	I_{TIPX}, I_{RINGX}	-100	+100	mA
TIPX or RINGX current, pulse < 10 ms, $t_{Rep} > 10$ s	I_{TIPX}, I_{RINGX}	-2	2	A
TIPX or RINGX current, pulse < 1 ms, $t_{Rep} > 10$ s	I_{TIPX}, I_{RINGX}	-5	5	A
TIPX or RINGX current, pulse < 10 μs , $t_{Rep} > 10$ s	I_{TIPX}, I_{RINGX}	-15	15	A
TIPX or RINGX current, pulse < 1 μs , $t_{Rep} > 10$ s	I_{TIPX}, I_{RINGX}	-20	20	A
TIP or RING current, pulse < 250 ns, $t_{Rep} > 10$ s	I_{TIPX}, I_{RINGX}	-20	20	A

Recommended Operating Condition

Parameter	Symbol	Min	Max	Unit
Ambient temperature	T_{Amb}	-40	+85	°C
V_{CC} with respect to AGND	V_{CC}	4.75	5.25	V
V_{Bat} with respect to AGND	V_{Bat}	-58	-8	V
AGND with respect to BGND	V_G	-100	100	mV

Notes

- The circuit includes thermal protection. Operation at or above 140°C junction temperature may degrade device reliability.

Electrical Characteristics

-40 °C ≤ T_{Amb} ≤ +85 °C, PTG = open (see pin description), V_{CC} = +5V ±5 %, V_{Bat} = -58V to -40V, V_{Bat2} = -32V, R_{LC} = 32.4 kΩ, I_L = 27 mA. R_L = 600 Ω, R_{F1} = R_{F2} = R_{P1} = R_{P2} = 0, R_{Ref} = 49.9 kΩ, C_{HP} = 47nF, C_{LP} = 0.15 μF, R_T = 120 kΩ, R_{SG} = 0 kΩ, R_{RX} = 60 kΩ, R_R = 52.3 kΩ, R_{OV} = ∞ unless otherwise specified. All pin number references in the text and figures refer to the 24-pin DIP/SOIC unless otherwise specified. Current definition: current is positive if flowing into a pin.

Parameter	Ref fig	Conditions	Min	Typ	Max	Unit
Two-wire port						
Overload level, V _{TRO} , I _{Ldc} ≥ 18mA	2	Active state 1% THD, R _{OV} = ∞	2.8			V _{Peak}
On-Hook, I _{Ldc} ≤ 5mA		Note 1	1.3			V _{Peak}
Input impedance, Z _{TR}		Note 2		Z _T /200		
Longitudinal impedance, Z _{LoT} , Z _{LoR}		0 < f < 100 Hz		20	35	Ω/wire
Longitudinal current limit, I _{LoT} , I _{LoR}		active state	28			mA _{rms} /wire
Longitudinal to metallic balance, B _{LM}		IEEE standard 455-1985, Z _{TRX} = 736Ω Normal polarity: 0.2 kHz < f < 1.0 kHz, T _{amb} 0-70°C 1.0 kHz < f < 3.4 kHz, T _{amb} 0-70°C 0.2 kHz < f < 1.0 kHz, T _{amb} -40-85°C 1.0 kHz < f < 3.4 kHz, T _{amb} -40-85°C Reverse polarity, 0.2 kHz < f < 3.4 kHz	63 58 58 54 54			dB
Longitudinal to metallic balance, B _{LME}	3	Normal polarity				
Longitudinal to four wire balance B _{LFE}	3	0.2 kHz < f < 1.0 kHz, T _{amb} 0-70°C 1.0 kHz < f < 3.4 kHz, T _{amb} 0-70°C 0.2 kHz ≤ f ≤ 1.0 kHz, T _{amb} -40-85°C 1.0 kHz < f < 3.4 kHz, T _{amb} -40-85°C Reverse polarity, 0.2 kHz < f < 3.4 kHz	63 58 58 54 54			dB
B _{LME} = 20 • Log $\frac{E_{Lo}}{V_{TR}}$						dB
B _{LFE} = 20 • Log $\frac{E_{Lo}}{V_{TX}}$						dB
Metallic to longitudinal balance, B _{MLE}	4	0.2 kHz < f < 3.4 kHz	40	50		dB
B _{MLE} = 2 • Log $\frac{E_{TR}}{V_{Lo}}$; E _{RX} = 0						

Figure 2. Overload level, V_{TRO}, two-wire port

$$\frac{1}{\omega C} \ll R_L, R_L = 600 \Omega$$

$$R_T = 120 \text{ k}\Omega, R_{RX} = 60 \text{ k}\Omega$$





Figure 3. Longitudinal to metallic (B_{LME}) and Longitudinal to four-wire (B_{LFE}) balance

$$\frac{1}{\omega C} \ll 150 \Omega, R_{LR} = R_{LT} = R_L / 2 = 300 \Omega$$

$$R_T = 120 \text{ k}\Omega, R_{RX} = 60 \text{ k}\Omega$$



Parameter	Ref fig	Conditions	Min	Typ	Max	Unit
Four-wire to longitudinal balance, B_{FLE}	4	0.2 kHz < f < 3.4 kHz $B_{FLE} = 20 \cdot \text{Log} \left \frac{E_{RX}}{V_{Lo}} \right $ E_{TR} source removed	40			dB
Two-wire return loss, r		$r = 20 \cdot \text{Log} \left \frac{Z_{TR} + Z_L}{Z_{TR} - Z_L} \right $ 0.2 kHz < f < 1.0 kHz 1.0 kHz < f < 3.4 kHz, Note 3	30 20	35 22		dB dB
TIPX idle voltage, V_{Ti}		active, $I_L < 5$ mA		- 1.3		V
RINGX idle voltage, V_{Ri}		active, $I_L < 5$ mA tip open, $I_L < 5$ mA		$V_{Bat} + 3.0$ $V_{Bat} + 3.0$		V V
V_{TR}		active, $I_L < 5$ mA		$V_{Bat} - 4.3$		V
Four-wire transmit port (V_{TX})						
Overload level, V_{TXO} , $I_L \geq 18$ mA	5	Load impedance > 20 k Ω , 1% THD, Note 4	2.8			V_{Peak}
On-hook, $I_L \leq 5$ mA			1.3			V_{Peak}
Four-wire transmit port (VTX) DC voltage			-100	0	100	mV
Output impedance, z_{TX}		0.2 kHz < f < 3.4 kHz		15	50	Ω
Four-wire receive port (RSN)						
Receive summing node (RSN) DC voltage		$I_{RSN} = 0$ mA	1.15	1.25	1.35	V
Receive summing node (RSN) impedance		0.2 kHz < f < 3.4 kHz		5	20	Ω
Receive summing node (RSN) current (I_{RSN}) to metallic loop current (I_L) gain, α_{RSN}		0.3 kHz < f < 3.4 kHz		200		ratio
Frequency response						
Two-wire to four-wire, g_{2-4}	6	relative to 0 dBm, 1.0 kHz. $E_{RX} = 0$ V 0.3 kHz < f < 3.4 kHz f = 8.0 kHz, 12 kHz, 16 kHz	-0.20 -1.0		0.10 0.1	dB dB




Figure 4. Metallic to longitudinal and four-wire to longitudinal balance

$$\frac{1}{\omega C} \ll 150 \Omega, R_{LT} = R_{LR} = R_L / 2 = 300 \Omega$$

$$R_T = 120 \text{ k}\Omega, R_{RX} = 60 \text{ k}\Omega$$




Figure 5. Overload level, V_{TXO} , four-wire transmit port

$$\frac{1}{\omega C} \ll R_L, R_L = 600 \Omega$$


$$R_T = 120 \text{ k}\Omega, R_{RX} = 60 \text{ k}\Omega$$

Parameter	Ref fig	Conditions	Min	Typ	Max	Unit
Four-wire to two-wire, g_{4-2}	6	relative to 0 dBm, 1.0 kHz. $E_G=0$ V 0.3 kHz < f < 3.4 kHz f = 8 kHz, 12 kHz, 16 kHz	-0.2 -1.0 -2.0		0.1 0 0	dB dB dB
Four-wire to four-wire, g_{4-4}	6	relative to 0 dBm, 1.0 kHz, $E_G=0$ V 0.3 kHz < f < 3.4 kHz	-0.2		0.1	dB
Insertion loss						
Two-wire to four-wire, G_{2-4} $G_{2-4} = 20 \cdot \text{Log} \left \frac{V_{TX}}{V_{TR}} \right $; $E_{RX} = 0$	6	0 dBm, 1.0 kHz, Note 5 PTG = AGND	-0.2 -6.22	-6.02	0.2 -5.82	dB dB
Four-wire to two-wire, G_{4-2} $G_{4-2} = 20 \cdot \text{Log} \left \frac{V_{TR}}{E_{RX}} \right $; $E_G = 0$	6	0 dBm, 1.0 kHz, Note 6	-0.2		0.2	dB
Gain tracking						
Two-wire to four-wire	6	Ref. -10 dBm, 1.0 kHz, Note 7 -40 dBm to + 3 dBm -55 dBm to -40 dBm	-0.1 -0.2		0.1 0.2	dB dB
Four-wire to two-wire	6	Ref. -10 dBm, 1.0 kHz, -40 dBm to + 3 dBm -55 dBm to -40 dBm	-0.1 -0.2		0.1 0.2	dB dB
Noise						
Idle channel noise at two-wire (TIPX-RINGX) or four-wire (V_{TX}) output		C-message weighting Psophometrical weighting Note 8			12 -78	dBrnC dBmp
Harmonic distortion						
Two-wire to four-wire	6	0 dBm		-67	-50	dB
Four-wire to two-wire		0.3 kHz < f < 3.4 kHz		-67	-50	dB
Battery feed characteristics						
Constant loop current, I_{LC}		$I_{LC} = \frac{1000}{R_{LC}} - 4$ (mA) R_{LC} in k Ω $18\text{mA} \leq I_{LC} \leq 45$ mA	0.92 I_{LC}	I_{LC}	1.08 I_{LC}	mA
Tip open state TIPX current, I_{Leak}	7	S = closed; R = 7 k Ω			-100	μ A
Tip open state RINGX current, I_{LRT0}	7	$R_{LRT0} = 0\Omega$, $V_{Bat} = -48V$ $R_{LRT0} = 2.5$ k Ω , $V_{Bat} = -48V$		I_L 17		mA mA
Tip open state RINGX voltage, V_{RTO}	7	$I_{LRT0} < 23$ mA		$V_{Bat}+4$		V

Figure 6.
Frequency response, insertion loss,
gain tracking.

$$\frac{1}{\omega C} \ll R_L, R_L = 600 \Omega$$

$$R_T = 120 \text{ k}\Omega, R_{RX} = 60 \text{ k}\Omega$$



Parameter	Ref fig	Conditions	Min	Typ	Max	Unit
Tip voltage (ground start)	7	Active state, Tip lead open (S open), Ring lead to ground through 150 Ω	-4	-2.5	-	V
Tip voltage (ground start)	7	Active state, tip lead to -48 V through 7 k Ω (S closed), Ring lead to ground through 150 Ω	-6	-3.1	-	V
Open circuit state loop current, I_{LOC}		$R_L = 0\Omega$	-100	0	100	μ A
Loop current detector						
Programmable threshold, I_{LTh}		$I_{LTh} = \frac{500}{R_{LD}}$ R_{LD} in k Ω , $I_{LThmin} = 5$ mA Note 9	$0.9 \cdot I_{LTh}$	I_{LTh}	$1.1 \cdot I_{LTh}$	mA
Ground key detector						
Ground key detector threshold, $(I_{RINGX} - I_{TIPX})/2$			5	8	11	mA
Line voltage measurement						
Pulse width, t_{LVM}		Note 10		5		μ s/V
Ring trip comparator						
Offset voltage, ΔV_{DTR}		Source resistance, $R_S = 0 \Omega$	-20	0	20	mV
Input bias current, I_B		$I_B = (I_{DT} + I_{DR})/2$	-50	-20	200	nA
Input common mode range, V_{DT}, V_{DR}			$V_{Bat} + 1$		-1	V
Ring relay driver						
Saturation voltage, V_{OL}		$I_{OL} = 50$ mA		0.3	0.5	V
Off state leakage current, I_{Lk}		$V_{OH} = 12$ V			10	μ A
Digital inputs (C1, C2, C3)						
Input low voltage, V_{IL}			0		0.8	V
Input high voltage, V_{IH}			2.5		V_{CC}	V
Input low current, I_{IL}		$V_{IL} = 0.8$			-50	μ A
Input high current, I_{IH}		$V_{IH} = 2.5$ V			50	μ A
Detector output (DET)						
Output Low Voltage		$I_{OL} = 0.5$ mA			0.5	V
Internal pull-up resistor				5		k Ω
Power dissipation ($V_{Bat} = -48$V, $V_{BAT2} = -32$ V)						
P_1		Open circuit state, C1, C2, C3 = 0, 0, 0		10		mW
P_2		Active state, C1, C2, C3 = 0, 1, 0 Longitudinal current = 0 mA, $I_L = 0$ mA (on-hook)		65		mW
P_3		$R_L = 300 \Omega$ (off-hook)		730		mW
P_4		$R_L = 800 \Omega$ (off-hook)		360		mW
Power supply currents ($V_{Bat} = -48$V)						
V_{CC} current, I_{CC}		Open circuit state		0.95		mA
V_{Bat} current, I_{Bat}				-0.1		mA
V_{CC} current, I_{CC}		Active state		2.4		mA
V_{Bat} current, I_{Bat}		On-hook, Long Current = 0 mA		-1.0		mA
Power supply rejection ratios						
V_{CC} to 2- or 4-wire port		Active State	30	42		dB
V_{Bat} to 2- or 4-wire port		$f = 1$ kHz, $V_n = 100$ mV	36	45		dB
V_{Bat2} to 2- or 4-wire port			40	60		dB
RFI rejection	8	50 kHz $\leq f \leq 100$ MHz		t.b.d		
Temperature guard						
Junction threshold temperature, T_{JG}				145		$^{\circ}$ C




Figure 7. Tipx voltage.

Notes

1. The overload level can be adjusted with the R_{OV} resistor for higher levels e.g. min 3.1 V and is specified at the two-wire port with the signal source at the four-wire receive port.
2. The two-wire impedance is programmable by selection of external component values according to:
 $Z_{TRX} = Z_T / |G_{2-4} \alpha_{RSN}|$ where:
 Z_{TRX} = impedance between the TIPX and RINGX terminals
 Z_T = programming network between the V_{TX} and RSN terminals
 G_{2-4S} = transmit gain, nominally = 1 (or 0.5 see pin 1)
 α_{RSN} = receive current gain, nominally = -200 (current defined as positive flowing into the receive summing node, RSN, and when flowing from tip to ring).
3. Higher return loss values can be achieved by adding a reactive component to R_T , the two-wire terminating impedance programming resistance, e.g. by dividing R_T into two equal halves and connecting a capacitor from the common point to ground.
4. The overload level can be adjusted with the R_{OV} resistor for higher levels e.g. min 3.1 V and is specified at the four-wire transmit port, V_{TX} , with the signal source at the two-wire port. Note that the gain from the two-wire port to the four-wire transmit port is $G_{2-4S} = 1$ (or 0.5 see pin 1)
5. Pin 1 = Open sets transmit gain to nom. 0.0dB
 Pin 1 = AGND sets transmit gain to nom. -6.02 dB
 Secondary protection resistors R_F and tertiary protection resistors R_p impact the insertion loss as explained in the text, section Transmission. The specified insertion loss is for $R_F = R_p = 0$.
6. The specified insertion loss tolerance does not include errors caused by external components.
7. The level is specified at the two-wire port.
8. The two-wire idle noise is specified with the port terminated in $600 \Omega (R_L)$ and with the four-wire receive port grounded ($E_{RX} = 0$; see figure 6).
 The four-wire idle noise at V_{TX} is specified with the two-wire port terminated in $600 \Omega (R_L)$. The noise specification is referenced to a 600Ω impedance level at V_{TX} . The four-wire receive port is grounded ($E_{RX} = 0$).
9. The detector threshold is always lower in tip open state compared to active state. This to avoid "state-machine oscillation" in ground start signalling.
10. Previous state must be active - loop or ground key detector.




Figure 8. RFI Test Circuit.




Figure 9. Pin configuration, 24-pin PDIP/SOIC and 28 pin PLCC package, top view.

Pin Description

Refer to figure 9. Note: All pin number references in the text and figures refer to the 24-pin PDIP/SOIC unless otherwise specified.

DIP/SOIC	Symbol	Description
1	PTG	Prog. Transmit Gain. Left open transmit gain = 0.0 dB, connected to AGND transmit gain = -6.02 dB.
2	RRLY	Ring Relay driver output. The relay coil may be connected to maximum +14V.
3	HP	Connection for H igh P ass filter capacitor, CHP. Other end of CHP connects to TIPX (pin 6).
4	RINGX	The TIPX and RINGX pins connect to the tip and ring leads of the two-wire interface via overvoltage protection components and ring relay (and optional test relay).
5	BGND	B attery G round, should be tied together with AGND (pin 23).
6	TIPX	The TIPX and RINGX pins connect to the tip and ring leads of the two-wire interface via overvoltage protection components and ring relay (and optional test relay).
7	VBAT	B attery supply V oltage. Negative with respect to GND (pins 5 and 23).
8	VBAT2	An optional second (2) B attery V oltage connects to this pin via an external diode.
9	PSG	P rogrammable S aturation G uard. The resistive part of the DC feed characteristic is programmed by a resistor connected from this pin to VBAT.
10	LP	Connection for L ow P ass filter capacitor, CLP. Other end of CLP connects to VBAT (pin 7).
11	DT	Input to the ring trip comparator. With DR more positive than DT the detector output, DET (pin 16), is at logic level low, indicating off-hook condition. The external ring trip network connects to this input.
12	DR	Input to the ring trip comparator. With DR more positive than DT the detector output, DET (pin16), is at logic level low, indicating off-hook condition. The external ring trip network connects to this input.
13	C3	C1, C2 and C3 are TTL compatible digital inputs (internal pull-up) controlling the SLIC operating states.
14	C2	Refer to section "Operating states" for details.
15	C1	

16	DET	D etector output. Active low when indicating loop detection and ring trip, active high when indicating ground key detection.
17	VCC	+5 V power supply.
18	PLD	P rogrammable L oop D etector threshold. The loop detection threshold is programmed by a resistor connected from this pin to AGND (pin 23).
19	POV	P rogrammable O verhead V oltage. If pin is left open: The overhead voltage is internally set to 2.8 V in off-hook and 1.3 V in On-hook. If a resistor is connected between this pin and AGND: the overhead voltage can be set to higher values.
20	PLC	P rog. L ine C urrent, the constant current part of the DC feed characteristic is programmed by a resistor connected from this pin to AGND (Pin 23)
21	REF	A R eference, 49.9 kΩ, resistor should be connected from this pin to AGND (Pin 23).
22	RSN	R eceive S umming N ode. 200 times the AC-current flowing into this pin equals the metallic (transversal) AC-current flowing from RINGX (pin 4) to TIPX (pin 6). Programming networks for two-wire impedance and receive gain connect to the receive summing node. A resistor should be connected from this pin to AGND (pin 23).
23	AGND	Analog Ground, should be tied together with BGND (pin 5).
24	VTX	Transmit vf output. The AC voltage difference between TIPX (pin 6) and RINGX (pin 4), the AC metallic voltage, is reproduced as an unbalanced GND referenced signal at VTX with a gain of one (or one half, see pin 1). The two-wire impedance programming network connects between VTX and RSN (pin 22).

SLIC Operating States

State	C3	C2	C1	SLIC operating state	Active detector
0	0	0	0	Open circuit	-
1	0	0	1	Ringing state	Ring trip detector (active low)
2	0	1	0	Active state	Loop detector (active low)
3	0	1	1	Active state	Line voltage measurement (note 10)
4	1	0	0	Tip open state	Loop detector (active low)
5	1	0	1	Active state	Ground key detector (active high)
6	1	1	0	Active reverse	Loop detector (active low)
7	1	1	1	Active reverse	Ground key detector (active high)

Table 1. SLIC operating states.




Figure 10. Simplified ac transmission circuit.

Functional Description and Applications Information

Transmission

General

A simplified ac model of the transmission circuits is shown in figure 10. Circuit analysis yields:

$$V_{TR} = \frac{V_{TX}}{G_{2-4S}} + I_L \cdot (2R_F + 2R_P) \quad (1)$$

$$\frac{V_{TX}}{Z_T} + \frac{V_{RX}}{Z_{RX}} = \frac{I_L}{\alpha_{RSN}} \quad (2)$$

$$V_{TR} = E_L - I_L \cdot Z_L \quad (3)$$

where:

V_{TX} is a ground referenced version of the ac metallic voltage between the TIPX and RINGX terminals.

G_{2-4S} is the programmable SLIC two-wire to four-wire gain (transmit direction). See note below.

V_{TR} is the ac metallic voltage between tip and ring.

E_L is the line open circuit ac metallic voltage.

I_L is the ac metallic current.

R_F is a fuse resistor.

R_P is part of the SLIC tertiarily protection

Z_L is the line impedance.

Z_T determines the SLIC TIPX to RINGX impedance at voice

frequencies.

Z_{RX} controls four- to two-wire gain.
 V_{RX} is the analog ground referenced receive signal.

α_{RSN} is the receive summing node current to metallic loop current gain.

Note that the SLICs two-wire to four-wire gain, G_{2-4S} , is user programmable between two fix values. Refer to the datasheets for values on G_{2-4S} .

Two-Wire Impedance

To calculate Z_{TR} , the impedance presented to the two-wire line by the SLIC including the fuse and protection resistors R_F and R_P , let:

$$V_{RX} = 0.$$

From (1) and (2):

$$Z_{TR} = \frac{Z_T}{\alpha_{RSN} \cdot G_{2-4S}} + 2R_F + 2R_P$$

Thus with Z_{TR} , α_{RSN} , G_{2-4S} , R_P and R_F known:

$$Z_T = \alpha_{RSN} \cdot G_{2-4S} \cdot (Z_{TR} - 2R_F - 2R_P)$$

Two-Wire to Four-Wire Gain

From (1) and (2) with $V_{RX} = 0$:

$$G_{2-4} = \frac{V_{TX}}{V_{TR}} = \frac{Z_T / \alpha_{RSN}}{\frac{Z_T}{\alpha_{RSN} \cdot G_{2-4S}} + 2R_F + 2R_P}$$

Four-Wire to Two-Wire Gain

From (1), (2) and (3) with $E_L = 0$:

$$G_{4-2} = \frac{V_{TR}}{V_{RX}} = -\frac{Z_T}{Z_{RX}} \cdot \frac{Z_L}{\frac{Z_T}{\alpha_{RSN}} + G_{2-4S} \cdot (Z_L + 2R_F + 2R_P)}$$

For applications where

$Z_T / (\alpha_{RSN} \cdot G_{2-4S}) + 2R_F + 2R_P$ is chosen to be equal to Z_L the expression for G_{4-2} simplifies to:

$$G_{4-2} = -\frac{Z_T}{Z_{RX}} \cdot \frac{1}{2G_{2-4S}}$$

Four-Wire to Four-Wire Gain

From (1), (2) and (3) with $E_L = 0$:

$$G_{4-4} = \frac{V_{TX}}{V_{RX}} = -\frac{Z_T}{Z_{RX}} \cdot \frac{G_{2-4S} \cdot (Z_L + 2R_F + 2R_P)}{\frac{Z_T}{\alpha_{RSN}} + G_{2-4S} \cdot (Z_L + 2R_F + 2R_P)}$$

Hybrid Function

The hybrid function can easily be implemented utilizing the uncommitted amplifier in conventional CODEC/filter combinations. Please, refer to figure 11. Via impedance Z_B a current proportional to V_{RX} is injected into the summing node of the combination CODEC/filter amplifier. As can be seen from the expression for the four-wire to four-wire gain a voltage proportional to V_{RX} is returned to V_{TX} . This voltage is converted by R_{TX} to a current flowing into the same summing node. These currents can be made to cancel by letting:

$$\frac{V_{TX}}{R_{TX}} + \frac{V_{RX}}{Z_B} = 0 (E_L = 0)$$

The four-wire to four-wire gain, G_{4-4} , includes the required phase shift and thus the balance network Z_B can be calculated from:

$$Z_B = -R_{TX} \cdot \frac{V_{RX}}{V_{TX}} = R_{TX} \cdot \frac{Z_{RX}}{Z_T} \cdot \frac{\alpha_{RSN}}{G_{2-4S} \cdot (Z_L + 2R_F + 2R_P)}$$

When choosing R_{TX} , make sure the output load of the VTX terminal is $>20\text{ k}\Omega$.

If calculation of the Z_B formula above yields a balance network containing an inductor, an alternate method is recommended. Contact Ericsson Components for assistance.

The PBL 386 40/1 SLIC may also be used together with programmable CODEC/filters. The programmable CODEC/filter allows for system controller adjustment of hybrid balance to accommodate different line impedances without change of hardware. In addition, the transmit and receive gain may be adjusted. Please, refer to the programmable CODEC/filter data sheets for design information.

Longitudinal Impedance

A feed back loop counteracts longitudinal voltages at the two-wire port by injecting longitudinal currents in opposing phase.

Thus longitudinal disturbances will appear as longitudinal currents and the TIPX and RINGX terminals will experience very small longitudinal voltage excursions, leaving metallic voltages well within the SLIC common mode range.

The SLIC longitudinal impedance per wire, Z_{LoT} and Z_{LoR} , appears as typically $20\ \Omega$ to longitudinal disturbances. It should be noted that longitudinal currents may exceed the dc loop current without disturbing the vf transmission.

Capacitors C_{TC} and C_{RC}

The capacitors designated C_{TC} and C_{RC} in figure 12, connected between TIPX and ground as well as between RINGX and ground, are recommended as an addition to the overvoltage protection network. Very fast transients, appearing on tip and ring, may pass by the active components in the overvoltage protection network before they have had time to activate and could damage the SLIC. C_{TC} and C_{RC} short such very fast transients to ground.




Figure 11. Hybrid function.

AC - DC Separation Capacitor, C_{HP}

The high pass filter capacitor connected between terminals HP and TIPX provides the separation of the ac signal from the dc part. C_{HP} positions the low end frequency response break point of the ac loop in the SLIC. Refer to table 1 for recommended values of C_{HP} . Example: A C_{HP} value of 150 nF will position the low end frequency response 3dB break point of the ac loop at 1,8 Hz (f_{3dB}) according to $f_{3dB} = 1/(2 \cdot \pi \cdot R_{HP} \cdot C_{HP})$ where $R_{HP} = 600\text{ k}\Omega$.

High-Pass Transmit Filter

The capacitor C_{TX} in figure 12 connected between the VTX output and the CODEC/filter forms, together with R_{TX} and/or the input impedance of a programmable CODEC/filter, a high-pass RC filter. It is recommended to position the 3 dB break point of this filter between 30 and 80 Hz to get a faster response for the dc steps that may occur at DTMF signalling.

Capacitor C_{LP}

The capacitor C_{LP} , which connects between the terminals CLP and VBAT, positions together with the resistive loop feed resistor R_{SG} (see section Battery Feed), the high end frequency break point of the low pass filter in the dc loop in the SLIC. C_{LP} together with R_{SG} , C_{HP} and Z_T (see section Two-Wire Impedance) forms the total two wire output impedance of the SLIC. The choice of these programmable components have an influence on the power supply rejection ratio (PSRR) from VBAT to the two wire side at sub-audio frequencies. At these frequencies capacitor C_{LP} also influences the transversal to longitudinal balance in the SLIC. Table 1 suggests suitable values on C_{LP} for different feeding characteristics. Typical values of the transversal to longitudinal balance (T-L bal.) at 200Hz is given in table 1 for the chosen values on C_{LP} .

R_{FEED}	R_{SG}	C_{LP}	T-L bal. @200Hz	C_{HP}
(Ω)	(k Ω)	(nF)	(dB)	(nF)
2-50	0	150	-46	47
2-200	60,4	100	-46	150
2-400	147	47	-43	150
2-800	301	22	-36	150

Table 1. R_{SG} , C_{LP} and C_{HP} values for different feeding characteristics.

For values outside table 1, please contact Ericsson Components for assistance.

Battery Feed

The PBL 38640/1 SLIC emulate resistive loop feed, programmable between 2•50 Ω and 2•900 Ω , with adjustable current limitation. In the current limited region the loop current has a slight slope corresponding to 2•30 k Ω , see figure 13 reference B.

The open loop voltage measured between the TIPX and RINGX terminals is tracking the battery voltage VBAT. The signalling headroom, or overload level V_{TRO} , is programmable with a resistor R_{OV} connected between terminal POV on the SLIC and ground. Please contact Ericsson Components for values on R_{OV} .

The battery voltage overhead, V_{OH} , depends on the programmed signal overload level. V_{OH} defines the TIPX to RINGX voltage at open loop conditions according to V_{TR} (at $I_L = 0$ mA) = $|V_{Bat}| - V_{OH}$.

Refer to table 2 for typical values on V_{OH} and V_{OHvirt} . The overload level is changed when the line current is approaching open loop conditions. To ensure maximum open loop voltage, even with a leaking telephone line, this occurs at a line current of approximately 6 mA. When the overload level has changed, the line voltage is kept nearly constant with a steep slope corresponding to 2•25 Ω (reference G in figure 13).

The virtual battery overhead, V_{OHvirt} , is defined as the difference between the battery voltage and the crossing point of all possible resistive feeding slopes, see figure 13 reference J. The virtual battery overhead is a theoretical constant needed to be able to calculate the feeding characteristics.

SLIC	$V_{OH(typ)}$ (V)	$V_{OHvirt(typ)}$ (V)
PBL 38640/1	4.3+ VTROprog	6.2+ VTROprog

Table 2. Battery overhead.

The resistive loop feed (reference D in figure 13) is programmed by connecting a resistor, R_{SG} , between terminals PSG and VBAT according to the equation:

$$R_{FEED} = \frac{R_{SG} + 2 \cdot 10^4}{200} + 2R_F + 2R_P$$

where R_{FEED} is in Ω for R_{SG} , R_P and R_F in Ω .

The current limit (reference C in figure 13) is adjusted by connecting a resistor, R_{LC} , between terminal PLC and ground according to the equation:

$$R_{LC} = \frac{1000}{I_{Lprog} + 4}$$

where R_{LC} is in k Ω for I_{Lprog} in mA.

A second, lower battery voltage may be connected to the device at terminal VBAT2 to reduce short loop power dissipation. The SLIC automatically switches between the two battery supply voltages without need for external control. The silent battery switching occurs when the line voltage passes the value $|VB2| - 40 \cdot I_L - (V_{OHvirt} - 1,3)$, if $I_L > 6$ mA.

For correct functionality it is important to connect the terminal VBAT2 to the second power supply via the diode D_{VB2} in figure 12.

A diode D_{BB} connected between terminal VB and the VB2 power supply, see figure 12, will make sure that the SLIC continues to work on the second battery even if the first battery voltage disappears.

If a second battery voltage is not used, VBAT2 is connected to VBAT.

Metering applications

For designs with metering applications please contact Ericsson Components for assistance.

CODEC Receive Interface

The PBL 38640/1 SLIC have got a completely new receive interface at the four wire side which makes it possible to reduce the number of capacitors in the applications and to fit both single and dual battery feed CODECs. The RSN terminal, connecting to the CODEC receive output via the resistor R_{RX} , is dc biased with +1,25V. This makes it possible to compensate for currents floating due to dc voltage differences between RSN and the CODEC output without using any capacitors. This is done by connecting a resistor R_R between the RSN terminal and ground. With current directions defined as in figure 14, current summation gives:

$$-I_{RSN} = I_{RT} + I_{RRX} + I_{RR} =$$

$$\frac{1,25}{R_T} + \frac{1,25 - V_{CODEC}}{R_{RX}} + \frac{1,25}{R_R}$$

where V_{CODEC} is the reference voltage of the CODEC at the receive output. From this equation the resistor R_R can be calculated as

$$R_R = \frac{1,25}{-I_{RSN} - \frac{1,25}{R_T} - \frac{1,25 - V_{CODEC}}{R_{RX}}}$$

For values on I_{RSN} , see table 3. The resistor R_R has no influence on the ac transmission.

SLIC	I_{RSN} [μ A]
PBL 38640/1	-55

Table 3. The SLIC internal bias current with the direction of the current defined as positive when floating into the terminal RSN.

Analog Temperature Guard

The widely varying environmental conditions in which SLICs operate may lead to the chip temperature limitations being exceeded. The PBL 386 40/1 SLIC reduce the dc line current when approximately 145°C and increases it again automatically when the temperature drops. Accordingly transmission is not lost under high ambient temperature conditions.

The detector output, DET, is forced to a logic low level when the temperature guard is active.




Figure 12. Single-channel subscriber line interface with PBL 386 40/1 and combination CODEC/filter.

Loop Monitoring Functions

The loop current, ground key and ring trip detectors report their status through a common output, DET. The detector to be connected to DET is selected via the three bit wide control interface C1, C2 and C3. Please refer to section Control Inputs for a description of the control interface.

Loop Current Detector

The loop current detector is indicating that the telephone is off hook and that current is flowing in the loop by putting the output DET to a logical low level when selected. The loop current threshold value, I_{LTh} , at which the loop current detector changes state is programmable by selecting the value of resistor R_{LD} . R_{LD}

connects between pin PLD and ground and is calculated according to

$$R_{LD} = \frac{500}{I_{LTh}}$$

the current detector is internally filtered and is not influenced by the ac signal at the two wire side.

Ground Key Detector

The ground key detector is indicating when the ground key is pressed (active) by putting the output pin DET to a logical high level when selected. The ground key detector circuit senses the difference in TIPX and RINGX currents. When the current at the RINGX side exceeds the current at the TIPX side with the threshold value the detector is triggered. For

threshold current values, please refer to the datasheet.

Ring Trip Detector

Ring trip detection is accomplished by connecting an external network to a comparator in the SLIC with inputs DT and DR. The ringing source can be balanced or unbalanced superimposed on V_{Bat} . The unbalanced ringing source may be applied to either the ring lead or the tip lead with return via the other wire. A ring relay driven by the SLIC ring relay driver connects the ringing source to tip and ring.

The ring trip function is based on a polarity change at the comparator input when the line goes off-hook. In the on-hook state no dc current flows through




Figure 13. Battery feed characteristics (without the protection resistors on the line).

the loop and the voltage at comparator input DT is more positive than the voltage at input DR. When the line goes off-hook, while the ring relay is energized, dc current flows and the comparator input voltage reverses polarity.

Figure 12 gives an example of a ring trip detection network. This network is applicable, when the ring voltage superimposed on V_{Bat} is injected on the ring lead of the two-wire port. The dc voltage across sense resistor R_{RT} is monitored by the ring trip comparator input DT and DR via the network R_1, R_2, R_3, R_4, C_1 and C_2 . With the line on-hook (no dc current) DT is more positive than DR and the DET output will report logic level high, i.e. the detector is not tripped. When the line goes off-hook, while ringing, a dc current will flow through the loop including sense resistor R_{RT} and will cause input DT to become more negative

than input DR. This changes output DET to logic level low, i.e. tripped detector condition. The system controller (or line card processor) responds by de-energizing the ring relay, i.e. ring trip.

Complete filtering of the 20 Hz ac component at terminal DT and DR is not necessary. A toggling DET output can be examined by a software routine to determine the duty cycle. When the DET output is at logic level low for more than half the time, off-hook condition is indicated.

Relay driver

The PBL 38640/1 SLIC incorporates a ring relay driver designed as open collector (npn) with a current sinking capability of 50 mA. The drive transistor emitter is connected to BGND. The relay driver has an internal zener diode clamp for inductive kick-back voltages.

Control Inputs

The PBL 38640/1 SLIC have three TTL compatible digital control inputs, C1, C2 and C3.

A decoder in the SLIC interprets the control input condition and sets up the commanded operating state. C1 to C3 are internal pull-up inputs.

Open Circuit State

In the Open Circuit State the TIPX and RINGX line drive amplifiers as well as other circuit blocks are powered down. This causes the SLIC to present a high impedance to the line. Power dissipation is at a minimum and no detectors are active.

Power-up Sequence

No special power-up sequence is necessary except that ground has to be present before all other power supply voltages.

Printed Circuit Board Layout

Care in PCB layout is essential for proper function. The components connecting to the RSN input should be placed in close proximity to that pin, so that no interference is injected into the RSN pin. Ground plane surrounding the RSN pin is advisable.

Analog ground (AGND) should be connected to battery ground (BGND) on the PCB in one point.

Ordering Information

Package	Temp. Range	Part No.
24 pin SOIC	-40° - +85° C	PBL 386 40/1 SO
28 pin PLCC	-40° - +85° C	PBL 386 40/1 QN
24 pin PDIP	-40° - +85° C	PBL 386 40/1 N

Information given in this data sheet is believed to be accurate and reliable. However no responsibility is assumed for the consequences of its use nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Ericsson Components AB. These products are sold only according to Ericsson Components AB' general conditions of sale, unless otherwise confirmed in writing.

Specifications subject to change without notice.

1522-PBL 386 40/1 Uen Rev. B

© Ericsson Components AB

September 1997

This product is an original Ericsson product protected by US, Europe and other patents.

ERICSSON 

Ericsson Components AB

S-164 81 Kista-Stockholm, Sweden

Telephone: (08) 757 50 00