Signetics

Linear Products

DESCRIPTION

The NE/SA5204 is a high-frequency amplifier with a fixed insertion gain of 20dB. The gain is flat to ± 0.5 dB from DC to 200MHz. The -3dB bandwidth is greater than 350MHz. This performance makes the amplifier ideal for cable TV applications. The NE/SA5204 operates with a single supply of 6V, and only draws 25mA of supply current, which is much less than comparable hybrid parts. The noise figure is 4.8dB in a 75\Omega system and 6dB in a 50\Omega system.

The NE/SA5204 is a relaxed version of the NE5205. Minimum guaranteed bandwidth is relaxed to 350MHz and the ''S'' parameter Min/Max limits are specified as typicals only.

Until now, most RF or high-frequency designers had to settle for discrete or hybrid solutions to their amplification problems. Most of these solutions required trade-offs that the designer had to accept in order to use high-frequency gain stages. These include high power consumption, large component count, transformers, large packages with heat sinks, and high part cost. The NE/ SA5204 solves these problems by incorporating a wideband amplifier on a single monolithic chip.

The part is well matched to 50 or 75Ω input and output impedances. The standing wave ratios in 50 and 75Ω systems do not exceed 1.5 on either the input or output over the entire DC to 350MHz operating range.

Since the part is a small, monolithic IC die, problems such as stray capacitance are minimized. The die size is small enough to fit into a very cost-effective 8-pin small-outline (SO) package to further reduce parasitic effects.

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE
	0 to +70°C	NE5204N
8-Pin Plastic DIP	-40 to +85°C	SA5204N
8-Pin Plastic SO package	0 to +70°C	NE5204D
	-40 to +85°C	SA5204D

NE/SA5204 Wide-band High-Frequency Amplifier

Product Specification


No external components are needed other than AC-coupling capacitors because the NE/SA5204 is internally compensated and matched to 50 and 75 Ω . The amplifier has very good distortion specifications, with second and third-order intermodulation intercepts of +24dBm and +17dBm, respectively, at 100MHz.

The part is well matched for 50Ω test equipment such as signal generators, oscilloscopes, frequency counters, and all kinds of signal analyzers. Other applications at 50Ω include mobile radio, CB radio, and data/video transmission in fiber optics, as well as broadband LANs and telecom systems. A gain greater than 20dB can be achieved by cascading additional NE/SA5204s in series as required, without any degradation in amplifier stability.

FEATURES

- Bandwidth (min.) 200 MHz, ± 0.5dB 350 MHz, - 3dB
- 20dB insertion gain
- 4.8dB (6dB) noise figure $Z_0 = 75\Omega$ ($Z_0 = 50\Omega$)
- No external components required
- Input and output impedances matched to 50/75Ω systems
- Surface-mount package available
- Cascadable

PIN CONFIGURATION



APPLICATIONS

- Antenna amplifiers
- Amplified splitters
- Signal generators
- Frequency counters
- Oscilloscopes
- Signal analyzers
- Broadband LANs
- Networks
- Modems
- Mobile radio
- Security systems
- Telecommunications

NE/SA5204

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT	
V _{CC}	Supply voltage	9	V	
Vin	AC input voltage	5	V _{P-P}	
T _A	Operating ambient temperature range NE grade SA grade	0 to +70 -40 to +85	ငံ ငံ	
PDMAX	Maximum power dissipation ^{1, 2} T _A = 25°C (still-air) N package D package	1160 780	mW mW	
TJ	Junction temperature	150	°C	
T _{STG}	Storage temperature range	-55 to +150	°C	
T _{SOLD}	Lead temperature (soldering 60s)	300	°C	


NOTES:

1. Derate above 25°C, at the following rates

N package at 9.3mW/°C D package at 6.2mW/°C.

See "Power Dissipation Considerations" section.


EQUIVALENT SCHEMATIC




NE/SA5204


DC ELECTRICAL CHARACTERISTICS at $V_{CC} = 6V$, $Z_S = Z_L = Z_O = 50\Omega$ and $T_A = 25^{\circ}C$, in all packages, unless otherwise specified.

SYMBOL		TEST CONDITIONS		LIMITS		
	PARAMETER		Min	Тур	Max	UNIT
V _{CC}	Operating supply voltage range	Over temperature	5		8	V
lcc	Supply current	Over temperature	19	24	31	mA
S21	Insertion gain	f = 100MHz, over temperature	16	19	22	dB
S11		f = 100MHz		25		dB
	Input return loss	DC -550MHz		12		dB
S22 O		f = 100MHz		27		dB
	Output return loss	DC ~550MHz		12		dB
S12 Isola	la e la tita e	f = 100MHz		-25		dB
	isolation	DC -550MHz		-18		dB
BW	Bandwidth	± 0.5dB	200	350		MHz
BW Bandwidth Noise figure (75Ω) Noise figure (50Ω) Saturated output power 1dB gain compression Third-order intermodulation intercept (output) Second-order intermodulation intercept (output)	Bandwidth	-3dB	350	550		MHz
	Noise figure (75Ω)	f = 100MHz		4.8		dB
	Noise figure (50Ω)	f = 100MHz		6.0		dB
	Saturated output power	f = 100MHz		+ 7.0		dBm
	1dB gain compression	f = 100MHz		+4.0		dBm
		f = 100MHz		+17		dBm
	f = 100MHz		+ 24		dBrr	
	Rise time			5		ps
	Propagation delay			5		ρs






NE/SA5204



NE/SA5204



Product Specification

together with good noise figure and terminal impedance matches. Referring to the circuit schematic in Figure 15, the gain is set primarily by the equation:

The design is based on the use of multiple

feedback loops to provide wide-band gain

Wide-band High-Frequency Amplifier

$$\frac{V_{OUT}}{V_{IN}} = (R_{F1} + R_{E1})/R_{E1}$$
(1)

which is series-shunt feedback. There is also shunt-series feedback due to RF2 and RE2 which aids in producing wide-band terminal impedances without the need for low value input shunting resistors that would degrade the noise figure. For optimum noise performance, RF1 and the base resistance of Q1 are kept as low as possible, while RF2 is maximized.

The noise figure is given by the following equation:

NF = 10Log
$$\left(1 + \frac{\left[r_{b} + R_{E1} + \frac{KT}{2ql_{c1}}\right]}{R_{0}}\right) dB$$
(2)

where $l_{C1} = 5.5 \text{mA}$, $R_{F1} = 12\Omega$, $r_{b} = 130\Omega$, KT/q = 26mV at 25°C and $R_0 = 50$ for a 50Ω system and 75 for a 75 Ω system.

The DC input voltage level VIN can be determined by the equation:

$$V_{IN} = V_{BE1} + (I_{C1} + I_{C3}) R_{E1}$$

(3)

where $R_{E1} = 12\Omega$, $V_{BE} = 0.8V$, $I_{C1} = 5mA$ and $I_{C3} = 7mA$ (currents rated at $V_{CC} = 6V$).

Under the above conditions, VIN is approximately equal to 1V.

Level shifting is achieved by emitter-follower Q3 and diode Q4, which provide shunt feedback to the emitter of Q1 via RF1. The use of an emitter-follower buffer in this feedback loop essentially eliminates problems of shuntfeedback loading on the output. The value of $R_{F1} \approx 140\Omega$ is chosen to give the desired nominal gain. The DC output voltage VOUT can be determined by:

$$V_{OUT} = V_{CC} - (I_{C2} + I_{C6})R2, \qquad (4)$$

where $V_{CC} = 6V$, $R_2 = 225\Omega$, $I_{C2} = 7mA$ and $I_{C6} = 5 m A.$


From here, it can be seen that the output

The output stage is a Darlington pair (Q6 and Q2) which increases the DC bias voltage on the input stage (Q1) to a more desirable value, and also increases the feedback loop gain. Resistor R₀ optimizes the output VSWR (Voltage Standing Wave Ratio). Inductors L1 and L₂ are bondwire and lead inductances which are roughly 3nH. These improve the high-frequency impedance matches at input and output by partially resonating with 0.5pF of pad and package capacitance.

POWER DISSIPATION CONSIDERATIONS

When using the part at elevated temperature, the engineer should consider the power dissipation capabilities of each package.

At the nominal supply voltage of 6V, the typical supply current is 25mA (30mA max). For operation at supply voltages other than 6V, see Figure 1 for I_{CC} versus V_{CC} curves. The supply current is inversely proportional to temperature and varies no more than 1mA between 25°C and either temperature extreme. The change is 0.1% per °C over the range.



R_{E2}

12

Q5

TC08500S

NE/SA5204

Figure 15. Schematic Diagram

140

R_{F2} 200

REI 12

=

THEORY OF OPERATION

PC BOARD MOUNTING

In order to realize satisfactory mounting of the NE5204 to a PC board, certain techniques need to be utilized. The board must be double-sided with copper and all pins must be soldered to their respective areas (i.e., all GND and V_{CC} pins on the package). The power supply should be decoupled with a capacitor as close to the V_{CC} pins as possible, and an RF choke should be inserted between the supply and the device. Caution should be exercised in the connection of input and output pins. Standard microstrip should be observed wherever possible. There should be no solder bumps or burrs or any obstructions in the signal path to cause launching problems. The path should be as straight as possible and lead lengths as short as possible from the part to the cable connection. Another important consideration is that the input and output should be AC-coupled.

This is because at $V_{CC} = 6V$, the input is approximately at 1V while the output is at 3.3V. The output must be decoupled into a low-impedance system, or the DC bias on the output of the amplifier will be loaded down, causing loss of output power. The easiest way to decouple the entire amplifier is by soldering a high-frequency chip capacitor directly to the input and output pins of the device. This circuit is shown in Figure 16. Follow these recommendations to get the best frequency response and noise immunity. The board design is as important as the integrated circuit design itself.

SCATTERING PARAMETERS

The primary specifications for the NE5204 are listed as S-parameters. S-parameters are measurements of incident and reflected currents and voltages between the source, am-




Figure 16. Circuit Schematic for Coupling and Power Supply Decoupling

Vcc

NE5204

Via O

AC

COUPLING


CAPACITOR

RF CHOKE

AC

COUPLING

CAPACITOR




NE/SA5204

DECOUPLING CAPACITOR

-O VOUT

NE/SA5204



4-177

NE/SA5204

Wide-band High-Frequency Amplifier

Actual S-parameter measurements, using an HP network analyzer (model 8505A) and an HP S-parameter tester (models 8503A/B), are shown in Figure 18.

Values for Figure 20 are measured and specified in the data sheet to ease adaptation and comparison of the NE5204 to other highfrequency amplifiers. The most important parameter is S_{21} . It is defined as the square root of the power gain, and, in decibels, is equal to voltage gain as shown below:

$$Z_{D} = Z_{IN} = Z_{OUT} \text{ for the NE5204}$$

$$P_{IN} = \frac{V_{IN}^{2}}{Z_{D}} \xrightarrow{\circ} \frac{NE5204}{Z_{D}} \xrightarrow{\circ} P_{OUT} = \frac{V_{OUT}}{Z_{D}}$$

$$\therefore \frac{P_{OUT}}{P_{IN}} = \frac{\frac{V_{OUT}^2}{Z_D}}{\frac{V_{IN}^2}{Z_D}} = \frac{V_{OUT}^2}{V_{IN}^2} = P_I$$

$$P_I = V_I^2$$

 P_1 = Insertion Power Gain V_1 = Insertion Voltage Gain

Measured value for the NE5204 = $|S_{21}|^2 = 100$

In decibels:

$$P_{I(dB)} = 10 \text{Log} |S_{21}|^2 = 20 \text{dB}$$

 $V_{I(dB)} = 20Log S_{21} = 20dB$

$$P_{I(dB)} = V_{I(dB)} = S_{21(dB)} = 20dB$$

Also measured on the same system are the respective voltage standing-wave ratios. These are shown in Figure 19. The VSWR can be seen to be below 1.5 across the entire operational frequency range.

Relationships exist between the input and output return losses and the voltage standing wave ratios. These relationships are as follows:

INPUT RETURN LOSS =
$$S_{11}dB$$

 $S_{11}dB = 20Log |S_{11}|$

OUTPUT RETURN LOSS = $S_{22}dB$ $S_{22}dB$ = 20Log $|S_{22}|$

INPUT VSWR = $\frac{|1 + S_{11}|}{|1 - S_{11}|} \le 1.5$

OUTPUT VSWR = $\frac{|1 + S_{22}|}{|1 - S_{22}|} \le 1.5$

1dB GAIN COMPRESSION AND SATURATED OUTPUT POWER

The 1dB gain compression is a measurement of the output power level where the smallsignal insertion gain magnitude decreases 1dB from its low power value. The decrease is due to non-linearities in the amplifier, an indication of the point of transition between small-signal operation and the large-signal mode.

The saturated output power is a measure of the amplifier's ability to deliver power into an external load. It is the value of the amplifier's output power when the input is heavily overdriven. This includes the sum of the power in all harmonics.

INTERMODULATION INTERCEPT TESTS

The intermodulation intercept is an expression of the low level linearity of the amplifier. The intermodulation ratio is the difference in dB between the fundamental output signal level and the generated distortion product level. The relationship between intercept and intermodulation ratio is illustrated in Figure 20, which shows product output levels plotted versus the level of the fundamental output for two equal strength output signals at different frequencies. The upper line shows the fundamental output plotted against itself with a 1dB to 1dB slope. The second and third order products lie below the fundamentals and exhibit a 2:1 and 3:1 slope, respectively.


The intercept point for either product is the intersection of the extensions of the product curve with the fundamental output.

The intercept point is determined by measuring the intermodulation ratio at a single output level and projecting along the appropriate product slope to the point of intersection with the fundamental. When the intercept point is known, the intermodulation ratio can be determined by the reverse process. The second-order IMR is equal to the difference between the second-order intercept and the fundamental output level. The third-order IMR is equal to twice the difference between the third-order intercept and the fundamental output level. These are expressed as:

$$IP_2 = P_{OUT} + IMR_2$$

 $IP_3 = P_{OUT} + IMR_3/2$

where POUT is the power level in dBm of each of a pair of equal level fundamental output signals, IP2 and IP3 are the second- and thirdorder output intercepts in dBm, and IMR2 and IMR₃ are the second- and third- order intermodulation ratios in dB. The intermodulation intercept is an indicator of intermodulation performance only in the small-signal operating range of the amplifier. Above some output level which is below the 1dB compression point, the active device moves into largesignal operation. At this point, the intermodulation products no longer follow the straightline output slopes, and the intercept description is no longer valid. It is therefore important to measure IP2 and IP3 at output levels well below 1dB compression. One must be care-



November 3, 1987

NE/SA5204

ful, however, not to select levels which are too low, because the test equipment may not be able to recover the signal from the noise. For the NE5204, an output level of –10.5dBm was chosen with fundamental frequencies of 100.000 and 100.01MHz, respectively.

ADDITIONAL READING ON SCATTERING PARAMETERS

For more information regarding S-parameters, please refer to *High-Frequency Amplifiers*; by Ralph S. Carson of the University of Missouri, Rolla, Copyright 1985, published by John Wiley & Sons, Inc.

S-Parameter Techniques for Faster, More Accurate Network Design, HP App Note 95-1, Richard W. Anderson, 1967, HP Journal.

S-Parameter Design, HP App Note 154, 1972.

