Low Power Level Shifter

The NCN6011 is a level shifter analog circuit designed to translate the voltages between a SIM Card and an external microcontroller. The device handles all the signals needed to control the data transaction between the external Card and the MPU.

Features

- 2.7 to 6.0 V Input and/or Output Voltage Range
- 500 nA Quiescent Supply Current
- All Pins are Fully ESD Protected
- Supports 10 MHz Clock
- Provides a Logic I/O Enable Function
- Rx/Tx Communication Capability



ON Semiconductor[™]

http://onsemi.com

TSSOP-14

DTB SUFFIX

MARKING

DIAGRAMS

AAAAAAA

NCN

6011

o ALYW



Figure 1. Typical Interface Application

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3313 of this data sheet.



NOTES:

1. Numbers in parenthesis adjacent to the pins are related to the TSSOP-14 package.

2. TSSOP-14 package Pins 1, 7, 8 and 14 are not connected.

Figure 2. Block Diagram

ABBREVIATIONS

| CLOCK | Input Logic Clock |
|---------|---------------------------------------|
| RESET | Input Logic Reset |
| VDD | Interface Power Supply Input |
| SIM_VCC | Interface IC Card Power Supply Output |
| SIM_CLK | Interface IC Card Clock Output |
| SIM_RST | Interface IC Card Reset Output |
| SIM_IO | Interface IC Card I/O Signal Line |
| Class A | 5.0 V Smart Card |
| Class B | 3.0 V Smart Card |

PIN DESCRIPTIONS (Pin numbers in parenthesis are related to the TSSOP-14 package) (Pin numbers in bold are related to the Micro-10 package)

| Pin | Name | Туре | Description | | | |
|-------------------|-----------------|--------|--|--|--|--|
| (1) | _ | NA | No Connection. (TSSOP-14 Only) | | | |
| 1 (2) | I/O | INPUT | This pin is connected to an external microcontroller. A bidirectional level translator adapts the serial I/O signal between the smart card and the external controller. A built–in constant 20 k Ω typical resistor provides a high impedance state when not activated. | | | |
| 2 (3) | V _{DD} | POWER | This pin is connected to the system controller power supply and the input voltage can range from 2.7 to 6.0 V. | | | |
| 3 (4) | CLOCK | INPUT | The clock signal, coming from the external controller, must have a Duty Cycle within the Min/Max limits defined by the specification (typically 50%). The built–in level shifter translates the input signal to the external SIM card voltage supply. | | | |
| 4 (5) | RESET | INPUT | The RESET signal present at this pin is provided by the MPU. The internal level shifter translates the level according to the voltages applied to pin 3 and pin 12. | | | |
| 5 (6) | IO_ENABLE | INPUT | This logic input pin forces SIM_IO pin to Low when IO_ENABLE = Low, leaving this signal High when IO_ENABLE = High. The signal is not latched and the SIM_IO pin is released to a logic High when IO_ENABLE = High. When this condition is met, the SIM_IO logic status depends upon the signal presence pin I/O. When the MPU uses two different channels to exchange data with the SIM card, the IO_ENABLE pin can be used to as a Write line to the external card, the I/O pin being used to Read data from the SIM card. | | | |
| (7) | _ | NA | No Connection. (TSSOP-14 Only) | | | |
| (8) | _ | NA | No Connection. (TSSOP-14 Only) | | | |
| 6 (9) | GND | GROUND | This pin is the GROUND reference for the integrated circuit and associated signals. High frequency layout techniques are requested to connect the GND pin to the external functions. | | | |
| 7 (10) | SIM_RST | OUTPUT | This pin is connected to the RST pin of the card connector. A voltage level translator adapts the external RESET signal (coming from the MPU) to the smart card. | | | |
| 8 (11) | SIM_CLK | OUTPUT | This pin is connected to the CLK pin of the card connector. The CLOCK signal comes from the external clock generator. The internal voltage level shifter adapts the clock signal flowing through this link. Care must be observed to prevent AC coupling with adjacent lines and signals PCB tracks. | | | |
| 9 (12) | SIM_VCC | POWER | This pin is connected to the smart card VCC power supply pin. The voltage, provided by an external power supply, can range from 2.7 V to 6.0 V. The NCN6011 does not regulate or protect the voltage supply applied to the external card. | | | |
| 10 (13) | SIM_I/O | OUTPUT | This pin handles the connection to the serial I/O of the card connector. A bidirectional voltage level translator adapts the serial I/O signal between the card and the microcontroller. A 20 k Ω typical pull up resistor provides a High impedance state for the SIM card I/O link. | | | |
| (14) | - | NA | No Connection. (TSSOP–14 Only) | | | |

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
|---|--------------------------------------|--------------------------------|------------|
| Power Supply | V _{DD} | 7.0 V | V |
| External Card and Level Shifter Power Supply | SIM_VCC | 7.0 V | V |
| Digital Input Voltage Digital Input Current | RESET, IO_ENABLE | $-0.3 \le V \le V_{DD}$ 1.0 | V mA |
| Digital Input Voltage Digital Input Current | CLOCK | $-0.3 \le V \le V_{DD}$ 1.0 | V mA |
| Digital Input Voltage Digital Input Current | I/O | $-0.3 \le V \le V_{DD}$ 1.0 | V mA |
| Digital Output Voltage Digital Output Current | SIM_RST | $-0.3 \le V \le SIM_VCC$ 25 | V mA |
| Digital Output/Input Voltage Digital Output/Input Current | SIM_I/O | $-0.3 \le V \le SIM_VCC$ 25 | V mA |
| Digital Output Voltage Digital Output Current | SIM_CLK | $-0.3 \le V \le SIM_VCC$ 50 | V mA |
| Human Body Model: R = 1500 Ω, C = 100 pF SIM card side, pins 7, 8, 9, 10 (10, 11, 12, 13) All other pins | ESD | 4.0 2.0 | kV kV |
| Micro–10 Package Power Dissipation @ T _A = +85°C Thermal Resistance Junction to Air | P _D R _{THhja} | 200 200 | mW ∘C/W |
| TSSOP–14 Package Power Dissipation @ T _A = +85°C Thermal Resistance Junction to Air | P _D R _{THhja} | 320 125 | mW ∘C/W |
| Operating Ambient Temperature Range | T _A | –25 to +85 | °C |
| Operating Junction Temperature Range | TJ | -25 to +125 | °C |
| Maximum Junction Temperature | T _{Jmax} | +150 | °C |
| Storage Temperature Range | T _{stg} | –65 to +150 | °C |

Maximum electrical ratings define the values beyond which permanent damage(s) may occur internally to the chip regardless of the operating temperature. Pin numbers in parenthesis are related to the TSSOP-14 package.

POWER SUPPLY SECTION (-25°C to +85°C ambient temperature, unless otherwise noted) (Pin numbers in parenthesis are related to the TSSOP-14 package) (Pin numbers in bold are related to the Micro-10 package)

| Rating | Symbol | Pin | Min | Тур | Мах | Unit |
|--|------------------|------------------|-----|------|-----|------|
| Power Supply | V _{DD} | 2 (3) | 2.7 | - | 6.0 | V |
| Standby Supply Current, CLOCK = L, I/O = H, SIM_VCC = 3.0 V, No SIM Card Inserted | I _{VDD} | 2 (3) | - | 0.5 | 2.0 | μΑ |
| Input External Power Supply | SIM_VCC | 9 (12) | 2.7 | - | 6.0 | V |
| Standby Current, SIM_VCC = 3.0 V, I/O = H, No SIM Card Inserted, CLOCK = L | Ivcc | 9 (12) | - | 0.2 | 0.5 | μΑ |
| Power Supply Normal Operating Current @ VDD = +5.0 V, SIM_VCC = +5.0 V, CLOCK = 5.0 MHz, RESET = H, IO_ENABLE = H, I/O Data = 100 kHz | I _{DD} | 2 (3) | - | 230 | - | μA |
| Power Supply Normal Operating Current @ VDD = +5.0 V, SIM_VCC = +5.0 V, CLOCK = 5.0 MHz, RESET = H, IO_ENABLE = H, I/O Data = H | I _{DD} | 2 (3) | - | 80 | - | μA |
| Card Level Shifter Operating Current @ VDD = +5.0 V, SIM_VCC = +5.0 V, CLOCK = 5.0 MHz, RESET = H, IO_ENABLE = H, I/O Data = 100 kHz | Icc | 9 (12) | - | 1.50 | - | mA |
| Card Level Shifter Operating Current @ VDD = +5.0 V, SIM_VCC = +5.0 V, CLOCK = 5.0 MHz, RESET = H, IO_ENABLE = H, I/O Data = H | Icc | 9 (12) | - | 1.30 | - | mA |

DIGITAL INPUT SECTION: CLOCK, RESET, I/O, IO_ENABLE

(-25°C to +85°C ambient temperature, unless otherwise noted) (Note 1)

| Rating | Symbol | Pin | Min | Тур | Мах | Unit |
|---|---|--|-----------------------|-----|--|-----------------------|
| CLOCK, RESET, IO_ENABLE High Level Input Voltage Low Level Input Voltage Input Rise Time Input Fall Time Input Capacitance | V _{IH} V _{IL} tr tf Cin | 1, 3, 4, 5 (2, 4, 5, 6) | 0.7 * V _{DD} | _ | V _{CC} 0.3 * V _{DD} 50 50 10 | V V ns pF |
| Input @ Duty Cycle = 50% ±1% (Note 2) Clock Rise Time Clock Fall Time Input Clock Capacitance | CLOCK | 3 (4) | - | - | 5.0 50 50 10 | MHz ns ns pF |
| Input/Output Data Transfer Frequency I/O Rise Time I/O Fall Time Input I/O Capacitance | I/O | 1 (2) | - | - | 160 0.8 0.8 10 | kHz μs μs pF |

1. Digital inputs undershoot < –0.30 V, Digital inputs overshoot < 0.30 V.

Digital inputs underlined to be fully within the GSM specification over the temperature range.

SIM INTERFACE SECTION (Note 3)

| Rating | Symbol | Pin | Min | Тур | Max | Unit |
|---|----------------------|-------------------|----------------------|-----|--|---------------------------|
| $\begin{array}{l} \text{SIM}_\text{VCC} = +5.0 \text{ V} \\ \text{Output RESET V}_{OH} @ \text{ Irst} = +200 \ \mu\text{A} \\ \text{Output RESET V}_{OL} @ \text{ Irst} = -200 \ \mu\text{A} \\ \text{Output RESET Rise Time } @ \text{ Cout} = 30 \ \text{pF} \\ \text{Output RESET Fall Time } @ \text{ Cout} = 30 \ \text{pF} \end{array}$ | SIM_RST | 7 (10) | SIM_VCC - 0.7 V 0 | | SIM_VCC 0.6 100 100 | V V ns ns |
| SIM_VCC = +3.0 V Output RESET V _{OH} @ Irst = +200 μA Output RESET V _{OL} @ Irst = -200 μA Output RESET Rise Time @ Cout = 30 pF Output RESET Fall Time @ Cout = 30 pF | | | 0.8 * SIM_VCC 0 | | SIM_VCC 0.2 * SIM_VCC 100 100 | V V ns ns |
| SIM_VCC = +5.0 V Output Duty Cycle @ Fin = 5.0 MHz DC = 50% ±1% | SIM_CLK | 8 (11) | 40 | | 60 | % |
| Output SIM_CLK Rise Time @ Cout = 30 pF Output SIM_CLK Fall Time @ Cout = 30 pF Output V _{OH} @ Iclk = +20 μ A Output V _{OL} @ Iclk = -200 μ A | | | 0.7 * SIM_VCC 0 | | 18 18 SIM_VCC +0.5 | ns ns V V |
| SIM_VCC = +3.0 V Output Duty Cycle @ Fin = 5.0 MHz DC = 50% +1% | | | 40 | | 60 | % |
| Output SIM_CLK Rise Time @ Cout = 30 pF Output SIM_CLK Fall Time @ Cout = 30 pF Output V _{OH} @ Iclk = +20 μ A Output V _{OL} @ Iclk = -20 μ A | | | 0.7 * SIM_VCC 0 | | 18 18 SIM_VCC 0.2 * SIM_VCC | ns ns V V |
| $\begin{array}{l} \text{SIM}_\text{VCC} = +5.0 \ \text{V} \ \textbf{@} \ \text{IO}_\text{ENABLE} = \text{H} \\ \text{SIM}_\text{I/O} \ \text{Data} \ \text{Transfer} \ \text{Frequency} \\ \text{SIM}_\text{I/O} \ \text{Rise} \ \text{Time} \ \textbf{@} \ \text{Cout} = 30 \ \text{pF} \\ \text{SIM}_\text{I/O} \ \text{Fall} \ \text{Time} \ \textbf{@} \ \text{Cout} = 30 \ \text{pF} \\ \text{Output} \ \text{V}_{\text{OH}} \ \textbf{@} \ \text{ISIM}_\text{IO} = +20 \ \mu\text{A}, \ \text{V}_{\text{IH}} = \text{V}_{\text{DD}} \\ \text{Output} \ \text{V}_{\text{OL}} \ \textbf{@} \ \text{ISIM}_\text{IO} = -1.0 \ \text{mA}, \ \text{I/O} \ \text{V}_{\text{IL}} = 0 \ \text{V} \\ \end{array}$ | SIM_I/O | 10 (13) | 0.7 * SIM_VCC 0 | | 160 0.8 0.8 SIM_VCC 0.4 | kHz ມສ μ S >> |
| $\begin{array}{l} \text{SIM}_\text{VCC} = +3.0 \ \text{V} \textcircled{0} \ \text{IO}_\text{ENABLE} = \text{H} \\ \text{SIM}_\text{I/O} \ \text{Data} \ \text{Transfer} \ \text{Frequency} \\ \text{SIM}_\text{I/O} \ \text{Rise} \ \text{Time} \textcircled{0} \ \text{Cout} = 30 \ \text{pF} \\ \text{SIM}_\text{I/O} \ \text{Fall} \ \text{Time} \textcircled{0} \ \text{Cout} = 30 \ \text{pF} \\ \text{Output} \ \text{V}_{\text{OH}} \textcircled{0} \ \text{ISIM}_\text{IO} = +20 \ \mu\text{A}, \ \text{V}_{\text{IH}} = \text{V}_{\text{DD}} \\ \text{Output} \ \text{V}_{\text{OL}} \textcircled{0} \ \text{ISIM}_\text{IO} = -1.0 \ \text{mA}, \ \text{I/O} \ \text{V}_{\text{IL}} = 0 \ \text{V} \\ \end{array}$ | | | 0.7 * SIM_VCC 0 | | 160 0.8 0.8 SIM_VCC 0.4 | kHz μs μs V V |
| SIM_VCC = +5.0 V @ IO_ENABLE = L SIM_I/O Fall Time @ Cout = 30 pF Output V _{OL} @ ISIM_IO = -1.0 mA, I/O V _{IL} = 0 V | | | 0 | 150 | 800 0.4 | ns V |
| SIM_VCC = +3.0 V @ IO_ENABLE = L SIM_I/O Fall Time @ Cout = 30 pF Output V _{OL} @ ISIM_IO = –1.0 mA, I/O V _{IL} = 0 V | | | 0 | 150 | 800 0.4 | ns V |
| SIM_VCC = +5.0 V @ I/O = H, IO_ENABLE Returns to High SIM_I/O Rise Time @ Cout = 30 pF | | | | 2.0 | | μs |
| SIM_VCC = +3.0 V @ I/O = H, IO_ENABLE Returns to High SIM_I/O Rise Time @ Cout = 30 pF | | | | 1.5 | | μs |
| I/O Pull Up Resistor | I/O_ _{RPLD} | 1 (2) | 13 | 20 | | kΩ |
| Card I/O Pull Up Resistor | SIM_I/O_RPLD | 10 (13) | 13 | 20 | | kΩ |

3. SIM logic input undershoot < –0.30 V, SIM logic input overshoot < 0.30 V.





5 MHz

3 MHz

1 MHz

4

 $V_{DD}(V)$

1600

1400

1200

400

200

0

2

3

(2) (VII) 81 (2) (VII) 81



Figure 4. SIM Supply Current as a Function of the V_{DD} Voltage, I/O = 100 kHz Data Transfer







Level Shifters

The built–in level shifters accommodate the differential voltage between the external MPU and the SIM card. Neither the logic nor the functions of the SIM signals are affected by the interface.

The NCN6011 does not regulate the SIM_VCC, nor does it detect the overload current.

Bidirectional Level Shifter

The NCN6011 carries out the voltage difference between the MPU and the Smart Card I/O signals. When the start sequence is completed, and if no failures have been detected, the device becomes essentially transparent for the data transferred on the I/O line. To fulfill the ISO7816–3 specification, both sides of the I/O line have built–in pulsed circuitry to accelerate the signal rise transient. The I/O line is connected on both sides of the interface by a NMOS switch which provide the level shifter and, thanks to its relative high internal impedance, protects the Smart Card in the event of data collision. Such a situation could occur if either the MPU of the smart card forces a signal in the opposite logic level direction.



Figure 8. Typical I/O and SIM_IO Waveform, $V_{DD} = V_{CC} = 5.0 \text{ V}$, ENABLE = Low



Figure 7. Basic Internal I/O Level Shifter



Figure 9. Typical SIM_IO Activated by ENABLE Pin, I/O = High (open drain)

Input Schmitt Triggers

All the Logic Input pins have built–in Schmitt trigger circuits to prevent the NCN6011 against uncontrolled operation. The typical dynamic characteristics of the related pins are depicted in Figure 10.

The output signal is guaranteed to go High when the input voltage is above 0.70*Vbat, and will go Low when the input voltage is below 0.30*Vbat.



Figure 10. Typical Schmitt Trigger Characteristic

ESD Protection

The NCN6011 includes silicon devices to protect the pins against the ESD spikes voltages. To cope with the different ESD voltages developed across these pins, the built–in structures have been designed to handle either 2.0 kV, when related to the microcontroller side, or 4.0 kV when connected with the external contacts. Practically, the SIM_RST, SIMD_CLK and SIM_IO pins can sustain 4.0 kV.

Printed Circuit Board Layout

Since the NCN6011 carries high speed currents together with high frequency clock, the printed circuit board must be carefully designed to avoid the risk of uncontrolled operation of the interface.

Care must be observed to avoid common copper track sharing small signal and high power with a relative high impedance. On top of that, the clock signal (both input and output) shall be properly shielding to minimize the high frequency cross talk between this line and the rest of the circuit. In particular, the SIM_RST signal shall be protected from interference generated by the SIM_CLK line. Such protection can be achieved by surrounding the SIM_CLK track by a copper track connected to ground. Generally speaking, the ground plane shall be as large as possible for a given printed circuit board area.



Figure 11. Typical NCN6011/TSSOP-14 Application

ORDERING INFORMATION

| Device | Package | Shipping |
|--------------|----------|------------------|
| NCN6011DTB | TSSOP-14 | 96 Units/Rail |
| NCN6011DTBR2 | TSSOP-14 | 2500 Tape & Reel |
| NCN6011DMR2 | Micro-10 | 4000 Tape & Reel |