

SLAS695I-FEBRUARY 2010-REVISED FEBRUARY 2013

MIXED SIGNAL MICROCONTROLLER

FEATURES

- Low Supply-Voltage Range: 1.8 V to 3.6 V
- **Ultralow Power Consumption**
 - Active Mode: 220 µA at 1 MHz, 2.2 V
 - Standby Mode: 0.5 µA
 - Off Mode (RAM Retention): 0.1 µA
- Five Power-Saving Modes
- Ultrafast Wake-Up From Standby Mode in Less Than 1 µs
- 16-Bit RISC Architecture, 62.5-ns Instruction **Cycle Time**
- **Basic Clock Module Configurations**
 - Internal Frequencies up to 16 MHz With **One Calibrated Frequency**
 - Internal Very Low Power Low-Frequency (LF) Oscillator
 - 32-kHz Crystal
 - External Digital Clock Source

- 16-Bit Timer A With Two Capture/Compare • Registers
- **Brownout Detector** •
- **On-Chip Comparator for Analog Signal** • Compare Function or Slope A/D (See Table 1)
- Serial Onboard Programming, No External Programming Voltage Needed, Programmable Code Protection by Security Fuse
- **On-Chip Emulation Logic With Spy-Bi-Wire** Interface
- For Family Members Details. See Table 1
- Available in a 14-Pin Plastic Small-Outline Thin Package (TSSOP) (PW), 14-Pin Plastic Dual Inline Package (PDIP) (N), and 16-Pin QFN (RSA)
- For Complete Module Descriptions, See the MSP430x2xx Family User's Guide (SLAU144)

DESCRIPTION

The Texas Instruments MSP430[™] family of ultralow-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 1 µs.

The MSP430G2x01 and MSP430G2x11 series is an ultralow-power mixed signal microcontroller with a built-in 16-bit timer and ten I/O pins. The MSP430G2x11 family members have a versatile analog comparator. For configuration details see Table 1.

Typical applications include low-cost sensor systems that capture analog signals, convert them to digital values, and then process the data for display or for transmission to a host system.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. MSP430 is a trademark of Texas Instruments.

| Table 1. Available Options ⁽¹⁾ | | | | | | | | | | | |
|--|-----|-----|---------------|------------|---------|--------------------|--------------|-----|--------------------------------|--|--|
| Device | BSL | EEM | Flash (KB) | RAM (B) | Timer_A | Comp_A+ Channel | Clock | I/O | Package Type ⁽²⁾ | | |
| MSP430G2211IRSA16 MSP430G2211IPW14 MSP430G2211IN14 | - | 1 | 2 | 128 | 1x TA2 | 8 | LF, DCO, VLO | 10 | 16-QFN 14-TSSOP 14-PDIP | | |
| MSP430G2201IRSA16 MSP430G2201IPW14 MSP430G2201IN14 | - | 1 | 2 | 128 | 1x TA2 | - | LF, DCO, VLO | 10 | 16-QFN 14-TSSOP 14-PDIP | | |
| MSP430G2111IRSA16 MSP430G2111IPW14 MSP430G2111IN14 | - | 1 | 1 | 128 | 1x TA2 | 8 | LF, DCO, VLO | 10 | 16-QFN 14-TSSOP 14-PDIP | | |
| MSP430G2101IRSA16 MSP430G2101IPW14 MSP430G2101IN14 | - | 1 | 1 | 128 | 1x TA2 | - | LF, DCO, VLO | 10 | 16-QFN 14-TSSOP 14-PDIP | | |
| MSP430G2001IRSA16 MSP430G2001IPW14 MSP430G2001IN14 | - | 1 | 0.5 | 128 | 1x TA2 | - | LF, DCO, VLO | 10 | 16-QFN 14-TSSOP 14-PDIP | | |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com. Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(2)


www.ti.com






SLAS695I-FEBRUARY 2010-REVISED FEBRUARY 2013

Device Pinout, MSP430G2x01








NOTE: See port schematics in Application Information for detailed I/O information.




www.ti.com

Device Pinout, MSP430G2x11







NOTE: See port schematics in Application Information for detailed I/O information.





XIN XOUT DVCC DVSS P1.x P2.x 18 1∕2 ACLK ► Port P1 Port P2 Clock SMCLK Flash System RAM 8 I/O 2 I/O Interrupt Interrupt 2KB 128B capability capability MCLK 1KB pullup/down pullup/down resistors resistors 16MHz MAB CPU incl. 16 MDB Registers Emulation 2BP Watchdog Comp A+ Timer0 A Brownout WDT+ JTAG Protection 2 CC 8 Interface Channels 15-Bit Registers Spy-Bi Wire **RST/NMI** Functional Block Diagram, MSP430G2x01 XOUT DVCC DVSS XIN P1.x P2.x 18 1∕2 ACLK Port P2 Port P1 ₽ Clock Flash SMCLK System RAM 2 I/O 8 I/O 2KB Interrupt Interrupt 128B capability 1KB capability MCLK 0.5KB pull-up/down pull-up/down resistors resistors 16MHz MAB CPU incl. 16 MDB Registers Emulation 2BP Timer0_A2 Watchdog Brownout WDT+ JTAG 2 CC Protection Interface 15-Bit Registers Spy-Bi Wire

Functional Block Diagram, MSP430G2x11

RST/NMI

EXAS ISTRUMENTS

www.ti.com

Table 2. Terminal Functions

| TERMINAL | | | | | | | | | |
|------------------------|-------------|-----------|-----|---|---------------------|--|--|--|--|
| NO. | | 0. | I/O | DESCRIPTION | | | | | |
| NAME | 14 N, PW | 16 RSA | | DESCRIPTION | | | | | |
| P1.0/ | | | | General-purpose digital I/O pin | | | | | |
| TA0CLK/ | 2 | 4 | 10 | Timer0_A, clock signal TACLK input | | | | | |
| ACLK/ | 2 | 1 | I/O | ACLK signal output | | | | | |
| CA0 | | | | Comparator_A+, CA0 input ⁽¹⁾ | | | | | |
| P1.1/ | | | | General-purpose digital I/O pin | | | | | |
| TA0.0/ | 3 | 2 | I/O | Timer0_A, capture: CCI0A input, compare: Out0 output | | | | | |
| CA1 | | | | Comparator_A+, CA1 input ⁽¹⁾ | | | | | |
| P1.2/ | | | | General-purpose digital I/O pin | | | | | |
| TA0.1/ | 4 | 3 | I/O | Timer0_A, capture: CCI1A input, compare: Out1 output | | | | | |
| CA2 | | | | Comparator_A+, CA2 input ⁽¹⁾ | | | | | |
| P1.3/ | | | | General-purpose digital I/O pin | | | | | |
| CA3/ | 5 | 4 | I/O | Comparator_A+, CA3 input ⁽¹⁾ | | | | | |
| CAOUT | | | | Comparator_A+, output ⁽¹⁾ | | | | | |
| P1.4/ | | | | General-purpose digital I/O pin | | | | | |
| SMCLK/ | CLK/ 6 | 5 | 5 | I/O | SMCLK signal output | | | | |
| CA4/ | 0 | 5 | 1/0 | Comparator_A+, CA4 input ⁽¹⁾ | | | | | |
| тск | | | | JTAG test clock, input terminal for device programming and test | | | | | |
| P1.5/ | | | | General-purpose digital I/O pin | | | | | |
| TA0.0/ | 7 | 6 | I/O | Timer0_A, compare: Out0 output | | | | | |
| CA5/ | 1 | ю | 1/0 | Comparator_A+, CA5 input ⁽¹⁾ | | | | | |
| TMS | | | | JTAG test mode select, input terminal for device programming and test | | | | | |
| P1.6/ | | | | General-purpose digital I/O pin | | | | | |
| TA0.1/ | 8 | 7 | I/O | Timer0_A, compare: Out1 output | | | | | |
| CA6/ | 0 | 1 | 1/0 | Comparator_A+, CA6 input ⁽¹⁾ | | | | | |
| TDI/TCLK | | | | JTAG test data input or test clock input during programming and test | | | | | |
| P1.7/ | | | | General-purpose digital I/O pin | | | | | |
| CA7/ | 9 | 8 | I/O | CA7 input ⁽¹⁾ | | | | | |
| CAOUT/ | 9 | 0 | 1/0 | Comparator_A+, output ⁽¹⁾ | | | | | |
| TDO/TDI ⁽²⁾ | | | | JTAG test data output terminal or test data input during programming and test | | | | | |
| XIN/ | | | | Input terminal of crystal oscillator | | | | | |
| P2.6/ | 13 | 12 | I/O | General-purpose digital I/O pin | | | | | |
| TA0.1 | | | | Timer0_A, compare: Out1 output | | | | | |
| XOUT/ | 12 | 11 | I/O | Output terminal of crystal oscillator ⁽³⁾ | | | | | |
| P2.7 | 12 | | 1/0 | General-purpose digital I/O pin | | | | | |
| RST/ | | | | Reset | | | | | |
| NMI/ | 10 | 9 | I | Nonmaskable interrupt input | | | | | |
| SBWTDIO | | | | Spy-Bi-Wire test data input/output during programming and test | | | | | |
| TEST/ | 4.4 | 10 | | Selects test mode for JTAG pins on Port 1. The device protection fuse is connected to TEST. | | | | | |
| SBWTCK | 11 | 10 | I | Spy-Bi-Wire test clock input during programming and test | | | | | |
| DVCC | 1 | 16 | NA | Supply voltage | | | | | |
| DVSS | 14 | 14 | NA | Ground reference | | | | | |
| NC | - | 13, 15 | NA | Not connected | | | | | |
| QFN Pad | - | Pad | NA | QFN package pad connection to V _{SS} is recommended. | | | | | |

MSP430G2x11 only
 TDO or TDI is selected via JTAG instruction.

(2) (3) If XOUT/P2.7 is used as an input, excess current flows until P2SEL.7 is cleared. This is due to the oscillator output driver connection to this pad after reset.



MSP430G2x11 MSP430G2x01

SLAS695I-FEBRUARY 2010-REVISED FEBRUARY 2013

www.ti.com

SHORT-FORM DESCRIPTION

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-toregister operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.

Instruction Set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 3 shows examples of the three types of instruction formats; Table 4 shows the address modes.

| Program Counter | PC/R0 |
|--------------------------|-----------|
| Stack Pointer | SP/R1 |
| Status Register | SR/CG1/R2 |
| Constant Generator | CG2/R3 |
| General-Purpose Register | R4 |
| General-Purpose Register | R5 |
| General-Purpose Register | R6 |
| General-Purpose Register | R7 |
| General-Purpose Register | R8 |
| General-Purpose Register | R9 |
| General-Purpose Register | R10 |
| General-Purpose Register | R11 |
| General-Purpose Register | R12 |
| General-Purpose Register | R13 |
| General-Purpose Register | R14 |
| General-Purpose Register | R15 |

Table 3. Instruction Word Formats

| INSTRUCTION FORMAT | EXAMPLE | OPERATION |
|-----------------------------------|-----------|-----------------------|
| Dual operands, source-destination | ADD R4,R5 | R4 + R5> R5 |
| Single operands, destination only | CALL R8 | PC ->(TOS), R8-> PC |
| Relative jump, un/conditional | JNE | Jump-on-equal bit = 0 |

| ADDRESS MODE | S D SYNT | | SYNTAX | EXAMPLE | OPERATION |
|------------------------|--------------|-------------|-----------------|-----------------------------|-------------------|
| Register | \checkmark | 1 | MOV Rs,Rd | MOV R10,R11 | R10> R11 |
| Indexed | \checkmark | 1 | MOV X(Rn),Y(Rm) | MOV 2(R5),6(R6) | M(2+R5)> M(6+R6) |
| Symbolic (PC relative) | \checkmark | 1 | MOV EDE, TONI | | M(EDE)> M(TONI) |
| Absolute | \checkmark | 1 | MOV &MEM,&TCDAT | | M(MEM)> M(TCDAT) |
| Indirect | \checkmark | | MOV @Rn,Y(Rm) | MOV @R10,Tab(R6) | M(R10)> M(Tab+R6) |
| Indirect autoincrement | | MOV @Rn+,Rm | MOV @R10+,R11 | M(R10)> R11 R10 + 2> R10 | |
| Immediate | \checkmark | | MOV #X,TONI | MOV #45,TONI | #45> M(TONI) |

(1) S = source, D = destination



Operating Modes

The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active
- Low-power mode 0 (LPM0)
 - CPU is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
- Low-power mode 1 (LPM1)
 - CPU is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
 - DCO's dc generator is disabled if DCO not used in active mode
- Low-power mode 2 (LPM2)
 - CPU is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc generator remains enabled
 - ACLK remains active
- Low-power mode 3 (LPM3)
 - CPU is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc generator is disabled
 - ACLK remains active
- Low-power mode 4 (LPM4)
 - CPU is disabled
 - ACLK is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc generator is disabled
 - Crystal oscillator is stopped



Interrupt Vector Addresses

The interrupt vectors and the power-up starting address are located in the address range 0FFFFh to 0FFC0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (located at address 0FFFEh) contains 0FFFFh (for example, flash is not programmed) the CPU goes into LPM4 immediately after power-up.

| INTERRUPT SOURCE | INTERRUPT FLAG | SYSTEM INTERRUPT | WORD ADDRESS | PRIORITY |
|--|---|--|---------------------|---------------|
| Power-Up External Reset Watchdog Timer+ Flash key violation PC out-of-range ⁽¹⁾ | PORIFG RSTIFG WDTIFG KEYV ⁽²⁾ | Reset | 0FFFEh | 31, highest |
| NMI Oscillator fault Flash memory access violation | NMIIFG OFIFG ACCVIFG ⁽²⁾⁽³⁾ | (non)-maskable (non)-maskable (non)-maskable | 0FFFCh | 30 |
| | | | 0FFFAh | 29 |
| | | | 0FFF8h | 28 |
| Comparator_A+ | CAIFG ⁽⁴⁾⁽⁵⁾ | | 0FFF6h | 27 |
| Watchdog Timer+ | WDTIFG | maskable | 0FFF4h | 26 |
| Timer_A2 | TACCR0 CCIFG ⁽⁴⁾ | maskable | 0FFF2h | 25 |
| Timer_A2 | TACCR1 CCIFG, TAIFG ⁽²⁾⁽⁴⁾ | maskable | 0FFF0h | 24 |
| | | | 0FFEEh | 23 |
| | | | 0FFECh | 22 |
| | | | 0FFEAh | 21 |
| | | | 0FFE8h | 20 |
| I/O Port P2 (two flags) | P2IFG.6 to P2IFG.7 ⁽²⁾⁽⁴⁾ | maskable | 0FFE6h | 19 |
| I/O Port P1 (eight flags) | P1IFG.0 to P1IFG.7 ⁽²⁾⁽⁴⁾ | maskable | 0FFE4h | 18 |
| | | | 0FFE2h | 17 |
| | | | 0FFE0h | 16 |
| See ⁽⁶⁾ | | | 0FFDEh to 0FFC0h | 15 to 0, lowe |

Table 5. Interrupt Sources, Flags, and Vectors

(1) A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges.

(2) Multiple source flags

(3) (non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

(4) Interrupt flags are located in the module.

(5) Devices with Comparator_A+ only

(6) The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if necessary.



www.ti.com

Special Function Registers (SFRs)

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

| Legend | rw: | Bit can be read and written. |
|--------|-----------|---|
| | rw-0,1: | Bit can be read and written. It is reset or set by PUC. |
| | rw-(0,1): | Bit can be read and written. It is reset or set by POR. |
| | | SFR bit is not present in device. |

Table 6. Interrupt Enable Register 1 and 2

| Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|---------|------------|--|--------|-------|---|---|------|-------|--|--|--|--|
| 00h | | | ACCVIE | NMIIE | | | OFIE | WDTIE | | | | |
| | | | rw-0 | rw-0 | | | rw-0 | rw-0 | | | | |
| WDTIE | | Watchdog Timer interrupt enable. Inactive if watchdog mode is selected. Active if Watchdog Timer is configured in interval timer mode. | | | | | | | | | | |
| OFIE | Oscillator | fault interrupt e | enable | | | | | | | | | |
| NMIIE | (Non)mas | (Non)maskable interrupt enable | | | | | | | | | | |
| ACCVIE | Flash acc | Flash access violation interrupt enable | | | | | | | | | | |
| | | | | | | | | | | | | |

| Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|---|---|---|---|---|---|---|---|
| 01h | | | | | | | | |

Table 7. Interrupt Flag Register 1 and 2

| Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|------------|---|-------------------|------------------------------|--------------------------------|------------------|----------------|----------------------------|--------|--|--|--|
| 02h | | | | NMIIFG | RSTIFG | PORIFG | OFIFG | WDTIFG | | | |
| | | | | rw-0 | rw-(0) | rw-(1) | rw-1 | rw-(0) | | | |
| WDTIFG | Set on watchdog timer overflow (in watchdog mode <u>) or</u> security key violation. Reset on V_{CC} power-on or a reset condition at the RST/NMI pin in reset mode. | | | | | | | | | | |
| OFIFG | Flag set or | n oscillator faul | t. | | | | | | | | |
| PORIFG | Power-on r | reset interrupt | flag. Set on V _{CC} | power-up. | | | | | | | |
| RSTIFG | External re | set interrupt fla | ag. Set on a res | et condition at \overline{F} | RST/NMI pin in r | eset mode. Res | et on V _{CC} powe | ər-up. | | | |
| NMIIFG | Set via RS | T/NMI pin | - | | | | | | | | |
| A daha a a | - | 0 | - | 4 | 0 | 2 | 4 | 0 | | | |

| Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|---|---|---|---|---|---|---|---|
| 03h | | | | | | | | |



SLAS695I-FEBRUARY 2010-REVISED FEBRUARY 2013

Memory Organization

| , , | | | | | | |
|------------------------|-----------|----------------------------|----------------------------|----------------------------|--|--|
| | | MSP430G2001 MSP430G2011 | MSP430G2101 MSP430G2111 | MSP430G2201 MSP430G2211 | | |
| Memory | Size | 512B | 1kB | 2kB | | |
| Main: interrupt vector | Flash | 0xFFFF to 0xFFC0 | 0xFFFF to 0xFFC0 | 0xFFFF to 0xFFC0 | | |
| Main: code memory | Flash | 0xFFFF to 0xFE00 | 0xFFFF to 0xFC00 | 0xFFFF to 0xF800 | | |
| Information memory | Size | 256 Byte | 256 Byte | 256 Byte | | |
| | Flash | 010FFh to 01000h | 010FFh to 01000h | 010FFh to 01000h | | |
| RAM | Size | 128B | 128B | 128B | | |
| | | 027Fh to 0200h | 027Fh to 0200h | 027Fh to 0200h | | |
| Peripherals | 16-bit | 01FFh to 0100h | 01FFh to 0100h | 01FFh to 0100h | | |
| | 8-bit | 0FFh to 010h | 0FFh to 010h | 0FFh to 010h | | |
| | 8-bit SFR | 0Fh to 00h | 0Fh to 00h | 0Fh to 00h | | |

Table 8. Memory Organization

Flash Memory

The flash memory can be programmed via the Spy-Bi-Wire or JTAG port or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually or as a group with segments 0 to n. Segments A to D are also called *information memory*.
- Segment A contains calibration data. After reset segment A is protected against programming and erasing. It can be unlocked but care should be taken not to erase this segment if the device-specific calibration data is required.



Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the *MSP430x2xx Family User's Guide* (SLAU144).

Oscillator and System Clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator and an internal digitally controlled oscillator (DCO). The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1 μ s. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced either from a 32768-Hz watch crystal or the internal LF oscillator.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

| (Provided From Factory In Flash Information Memory Segment A) | | | | | | | |
|---|-------------|------|--------|--|--|--|--|
| DCO FREQUENCY CALIBRATION REGISTER SIZE ADDRES | | | | | | | |
| | CALBC1_1MHZ | byte | 010FFh | | | | |
| 1 MHz | CALDCO_1MHZ | byte | 010FEh | | | | |

Table 9. DCO Calibration Data

Brownout

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

Digital I/O

There is one 8-bit I/O port implemented—port P1—and two bits of I/O port P2:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition is possible.
- Edge-selectable interrupt input capability for all the eight bits of port P1 and the two bits of port P2.
- Read/write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pullup/pulldown resistor.

Watchdog Timer (WDT+)

The primary function of the watchdog timer (WDT+) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.



Timer_A2

Timer_A2 is a 16-bit timer/counter with two capture/compare registers. Timer_A2 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A2 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

| INPUT PIN | NUMBER | DEVICE INPUT | MODULE | MODULE | MODULE | OUTPUT PI | N NUMBER | |
|-----------|----------|-----------------|-----------------|--------|------------------|-----------|-----------|--|
| PW, N | RSA | SIGNAL | INPUT NAME | BLOCK | OUTPUT SIGNAL | PW, N | RSA | |
| 2 - P1.0 | 1 - P1.0 | TACLK | TACLK | | | | | |
| | | ACLK | ACLK | Timer | NA | | | |
| | | SMCLK | SMCLK | Timer | | | | |
| 2 - P1.0 | 1 - P1.0 | TACLK | INCLK | | | | | |
| 3 - P1.1 | 2 - P1.1 | TA0 | CCI0A | | | 3 - P1.1 | 2 - P1.1 | |
| | | ACLK (internal) | CCI0B | 0000 | TA O | 7 - P1.5 | 6 - P1.5 | |
| | | V _{SS} | GND | CCR0 | TA0 | | | |
| | | V _{CC} | V _{CC} | | | | | |
| 4 - P1.2 | 3 - P1.2 | TA1 | CCI1A | | | 4 - P1.2 | 3 - P1.2 | |
| | | TA1 | CCI1B | 0004 | TA1 | 8 - P1.6 | 7 - P1.6 | |
| | | V _{SS} | GND | CCR1 | | 13 - P2.6 | 12 - P2.6 | |
| | | V _{CC} | V _{CC} | | | | | |

Table 10. Timer_A2 Signal Connections - Devices With No Analog

| Table 11. Timer_A2 Signal Connections - Devices With Comparator_A+ |
|--|
|--|

| INPUT PIN | NUMBER | | MODULE | MODULE | MODULE | OUTPUT P | IN NUMBER | | | | | | | | |
|-----------|----------|---------------------|-----------------|------------|------------------|-----------|-----------|--|--|--|--|--|---|--|--|
| PW, N | RSA | SIGNAL | INPUT NAME | BLOCK | OUTPUT SIGNAL | PW, N | RSA | | | | | | | | |
| 2 - P1.0 | 1 - P1.0 | TACLK | TACLK | T : | Timor | Timer | | | | | | | - | | |
| | | ACLK | ACLK | | | | ΝΔ | | | | | | | | |
| | | SMCLK | SMCLK | Timer | NA | | | | | | | | | | |
| 2 - P1.0 | 1 - P1.0 | TACLK | INCLK | | | | | | | | | | | | |
| 3 - P1.1 | 2 - P1.1 | TA0 | CCI0A | | | 3 - P1.1 | 2 - P1.1 | | | | | | | | |
| | | ACLK (internal) | CCI0B | CCR0 | TAO | 7 - P1.5 | 6 - P1.5 | | | | | | | | |
| | | V _{SS} | GND | CCRU | TA0 | | | | | | | | | | |
| | | V _{CC} | V _{CC} | | | | | | | | | | | | |
| 4 - P1.2 | 3 - P1.2 | TA1 | CCI1A | | | 4 - P1.2 | 3 - P1.2 | | | | | | | | |
| | | CAOUT (internal) | CCI1B | CCR1 | TA1 | 8 - P1.6 | 7 - P1.6 | | | | | | | | |
| | | V _{SS} | GND | | | 13 - P2.6 | 12 - P2.6 | | | | | | | | |
| | | V _{CC} | V _{CC} | | | | | | | | | | | | |

Comparator_A+ (MSP430G2x11 Only)

The primary function of the comparator_A+module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals.



Texas

www.ti.com

Peripheral File Map

| MODULE | REGISTER DESCRIPTION | REGISTER NAME | OFFSET |
|-----------------|--------------------------|------------------|--------|
| Timer_A | Capture/compare register | TACCR1 | 0174h |
| | Capture/compare register | TACCR0 | 0172h |
| | Timer_A register | TAR | 0170h |
| | Capture/compare control | TACCTL1 | 0164h |
| | Capture/compare control | TACCTL0 | 0162h |
| | Timer_A control | TACTL | 0160h |
| | Timer_A interrupt vector | TAIV | 012Eh |
| Flash Memory | Flash control 3 | FCTL3 | 012Ch |
| | Flash control 2 | FCTL2 | 012Ah |
| | Flash control 1 | FCTL1 | 0128h |
| Watchdog Timer+ | Watchdog/timer control | WDTCTL | 0120h |

Table 12. Peripherals With Word Access

Table 13. Peripherals With Byte Access

| MODULE | REGISTER DESCRIPTION | REGISTER NAME | OFFSET |
|---------------------|-------------------------------|------------------|--------|
| Comparator_A+ | Comparator_A+ port disable | CAPD | 05Bh |
| (MSP430G2x11 only) | Comparator_A+ control 2 | CACTL2 | 05Ah |
| | Comparator_A+ control 1 | CACTL1 | 059h |
| Basic Clock System+ | Basic clock system control 3 | BCSCTL3 | 053h |
| | Basic clock system control 2 | BCSCTL2 | 058h |
| | Basic clock system control 1 | BCSCTL1 | 057h |
| | DCO clock frequency control | DCOCTL | 056h |
| Port P2 | Port P2 resistor enable | P2REN | 02Fh |
| | Port P2 selection | P2SEL | 02Eh |
| | Port P2 interrupt enable | P2IE | 02Dh |
| | Port P2 interrupt edge select | P2IES | 02Ch |
| | Port P2 interrupt flag | P2IFG | 02Bh |
| | Port P2 direction | P2DIR | 02Ah |
| | Port P2 output | P2OUT | 029h |
| | Port P2 input | P2IN | 028h |
| Port P1 | Port P1 resistor enable | P1REN | 027h |
| | Port P1 selection | P1SEL | 026h |
| | Port P1 interrupt enable | P1IE | 025h |
| | Port P1 interrupt edge select | P1IES | 024h |
| | Port P1 interrupt flag | P1IFG | 023h |
| | Port P1 direction | P1DIR | 022h |
| | Port P1 output | P1OUT | 021h |
| | Port P1 input | P1IN | 020h |
| Special Function | SFR interrupt flag 2 | IFG2 | 003h |
| | SFR interrupt flag 1 | IFG1 | 002h |
| | SFR interrupt enable 2 | IE2 | 001h |
| | SFR interrupt enable 1 | IE1 | 000h |



www.ti.com

Absolute Maximum Ratings⁽¹⁾

| Voltage applied at V_{CC} to V_{SS} | -0.3 V to 4.1 V | | |
|--|-----------------------------------|----------------|--|
| Voltage applied to any pin ⁽²⁾ | -0.3 V to V _{CC} + 0.3 V | | |
| Diode current at any device pin | ce pin | | |
| | Unprogrammed device | -55°C to 150°C | |
| Storage temperature range, T _{stg} ⁽³⁾ | Programmed device | -55°C to 150°C | |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages referenced to V_{SS}. The JTAG fuse-blow voltage, V_{FB}, is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.

(3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.


Recommended Operating Conditions

Typical values are specified at V_{CC} = 3.3 V and T_A = 25°C (unless otherwise noted)


| | | | MIN | NOM | MAX | UNIT |
|--------------------------------|--|--|-----|-----|-----|------|
| V _{CC} Supply voltage | Sumply voltage | During program execution | 1.8 | | 3.6 | V |
| | During flash program or erase | 2.2 | | 3.6 | v | |
| V _{SS} | Supply voltage | | | 0 | | V |
| T _A | Operating free-air temperature | | -40 | | 85 | °C |
| | | V _{CC} = 1.8 V, Duty cycle = 50% ± 10% | dc | | 6 | |
| f _{SYSTEM} | Processor frequency (maximum MCLK frequency) ⁽¹⁾⁽²⁾ | V _{CC} = 2.7 V, Duty cycle = 50% ± 10% | dc | | 12 | MHz |
| | | V _{CC} ≥ 3.3 V, Duty cycle = 50% ± 10% | dc | | 16 | |

(1) The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse duration of the specified maximum frequency.

(2) Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet.



Note: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V_{CC} of 2.2 V.



XAS STRUMENTS

www.ti.com

Electrical Characteristics

Active Mode Supply Current Into V_{cc} Excluding External Current


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾⁽²⁾


| PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|--|---|-----------------|-----|-----|-----|------|
| | $f_{DCO} = f_{MCLK} = f_{SMCLK} = 1 \text{ MHz},$ | 2.2 V | | 220 | | |
| I _{AM,1MHz} Active mode (AM) current (1 MHz) | $\label{eq:Gamma-CLK} \begin{array}{l} f_{ACLK} = 32768 \mbox{ Hz}, \\ \mbox{Program executes in flash}, \\ \mbox{BCSCTL1} = CALBC1_1MHZ, \\ \mbox{DCOCTL} = CALDCO_1MHZ, \\ \mbox{CPUOFF} = 0, \mbox{SCG0} = 0, \mbox{SCG1} = 0, \\ \mbox{OSCOFF} = 0 \end{array}$ | 3 V | | 300 | 370 | μΑ |

(1)

All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current. The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external (2) load capacitance is chosen to closely match the required 9 pF.









SLAS695I-FEBRUARY 2010-REVISED FEBRUARY 2013

Low-Power Mode Supply Currents (Into V_{cc}) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)^{(1) (2)}

| P | ARAMETER | ETER TEST CONDITIONS T _A V _{CC} MIN TYP MA | | MAX | UNIT | | |
|-------------------------|---|--|------|-------|------|-----|----|
| I _{LPM0,1MHz} | Low-power mode 0 (LPM0) current ⁽³⁾ | | 25°C | 2.2 V | 65 | | μΑ |
| I _{LPM2} | Low-power mode 2 (LPM2) current ⁽⁴⁾ | | 25°C | 2.2 V | 22 | | μΑ |
| I _{LPM3,LFXT1} | Low-power mode 3 (LPM3) current ⁽⁴⁾ | $ \begin{array}{l} f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \mbox{ MHz}, \\ f_{ACLK} = 32768 \mbox{ Hz}, \\ CPUOFF = 1, \mbox{ SCG0} = 1, \mbox{ SCG1} = 1, \\ OSCOFF = 0 \end{array} $ | 25°C | 2.2 V | 0.7 | 1.5 | μΑ |
| I _{LPM3,VLO} | Low-power mode 3 current, (LPM3) ⁽⁴⁾ | $ \begin{array}{l} f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \mbox{ MHz}, \\ f_{ACLK} \mbox{ from internal LF oscillator (VLO),} \\ CPUOFF = 1, \mbox{ SCG0} = 1, \mbox{ SCG1} = 1, \\ OSCOFF = 0 \end{array} $ | 25°C | 2.2 V | 0.5 | 0.7 | μΑ |
| | | $f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 MHz,$ | 25°C | | 0.1 | 0.5 | |
| I _{LPM4} | Low-power mode 4 (LPM4) current ⁽⁵⁾ | $f_{ACLK} = 0$ Hz, CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1 | 85°C | 2.2 V | 0.8 | 1.5 | μA |

(1)

All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current. The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. (2)


(3)Current for brownout and WDT clocked by SMCLK included.

Current for brownout and WDT clocked by ACLK included. (4)

(5) Current for brownout included.

Typical Characteristics Low-Power Mode Supply Currents

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)





www.ti.com

Schmitt-Trigger Inputs - Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|-------------------|---|--|-----------------|----------------------|-----|----------------------|------|
| | Desitive going input threshold voltage | | | 0.45 V _{CC} | | 0.75 V _{CC} | V |
| V _{IT+} | T+ Positive-going input threshold voltage | Positive-going input threshold voltage | 3 V | 1.35 | | 2.25 | V |
| \/ NI- | | | | 0.25 V _{CC} | | 0.55 V _{CC} | V |
| V _{IT-} | Negative-going input threshold voltage | | 3 V | 0.75 | | 1.65 | V |
| V _{hys} | Input voltage hysteresis (V _{IT+} - V _{IT-}) | | 3 V | 0.3 | | 1 | V |
| R _{Pull} | Pullup/pulldown resistor | For pullup: $V_{IN} = V_{SS}$ For pulldown: $V_{IN} = V_{CC}$ | 3 V | 20 | 35 | 50 | kΩ |
| CI | Input capacitance | $V_{IN} = V_{SS}$ or V_{CC} | | | 5 | | pF |

Leakage Current - Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN MAX | UNIT |
|------------|--------------------------------|-----------------|-----------------|---------|------|
| IIkg(Px.v) | High-impedance leakage current | (1) (2) | 3 V | ±50 | nA |

(1)

The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted. The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is (2)disabled.

Outputs - Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | Vcc | MIN TYP | MAX | UNIT |
|-----------------|---------------------------|-------------------------------------|-----|-----------------------|-----|------|
| V _{OH} | High-level output voltage | $I_{(OHmax)} = -6 \text{ mA}^{(1)}$ | 3 V | V _{CC} - 0.3 | | V |
| V_{OL} | Low-level output voltage | $I_{(OLmax)} = 6 \text{ mA}^{(1)}$ | 3 V | V _{SS} + 0.3 | | V |

The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop (1) specified.

Output Frequency - Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN TYP | MAX | UNIT |
|-----------------------|-----------------------------------|--|-----------------|---------|-----|------|
| f _{Px.y} | Port output frequency (with load) | Px.y, $C_L = 20 \text{ pF}$, $R_L = 1 \text{ k}\Omega^{(1)}$ ⁽²⁾ | 3 V | 12 | | MHz |
| f _{Port_CLK} | Clock output frequency | Px.y, $C_L = 20 \text{ pF}^{(2)}$ | 3 V | 16 | | MHz |

A resistive divider with 2 x 0.5 k Ω between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider. The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency. (1)


(2)



SLAS695I-FEBRUARY 2010-REVISED FEBRUARY 2013

Typical Characteristics - Outputs

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)



www.ti.com

POR, BOR⁽¹⁾⁽²⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN TYP | MAX | UNIT |
|-------------------------|---|------------------------------|-----------------|-------------------------------|------|------|
| V _{CC(start)} | See Figure 10 | $dV_{CC}/dt \le 3 V/s$ | | 0.7 × V _(B_IT-) | | V |
| V _(B_IT-) | See Figure 10 through Figure 12 | dV _{CC} /dt ≤ 3 V/s | | 1.35 | | V |
| V _{hys(B_IT-)} | See Figure 10 | $dV_{CC}/dt \le 3 V/s$ | | 130 | | mV |
| t _{d(BOR)} | See Figure 10 | | | | 2000 | μs |
| t _(reset) | Pulse duration needed at RST/NMI pin to accepted reset internally | | 2.2 V, 3 V | 2 | | μs |

(1) The current consumption of the brownout module is already included in the I_{CC} current consumption data. The voltage level V_(B_IT-) + $V_{hys(B_IT-)}is \le 1.8$ V.

(2) During power up, the CPU begins code execution following a period of $t_{d(BOR)}$ after $V_{CC} = V_{(B_{-}T_{-})} + V_{hys(B_{-}T_{-})}$. The default DCO settings must not be changed until $V_{CC} \ge V_{CC(min)}$, where $V_{CC(min)}$ is the minimum supply voltage for the desired operating frequency.





Figure 10. POR and BOR vs Supply Voltage




www.ti.com

Typical Characteristics - POR and BOR







f_{average} =

DCO Frequency

٠

•

•

SLAS695I-FEBRUARY 2010-REVISED FEBRUARY 2013

Main DCO Characteristics

overlaps RSELx = 15.

PARAMETER

| | | | •• | | | |
|------------------------|--|---|-----|-------|------|-------|
| | | RSELx < 14 | | 1.8 | 3.6 | V |
| V _{CC} | Supply voltage | RSELx = 14 | | 2.2 | 3.6 | V |
| | | RSELx = 15 | | 3 | 3.6 | V |
| f _{DCO(0,0)} | DCO frequency (0, 0) | RSELx = 0, $DCOx = 0$, $MODx = 0$ | 3 V | 0.06 | 0.14 | MHz |
| f _{DCO(0,3)} | DCO frequency (0, 3) | RSELx = 0, $DCOx = 3$, $MODx = 0$ | 3 V | 0.12 | | MHz |
| f _{DCO(1,3)} | DCO frequency (1, 3) | RSELx = 1, $DCOx = 3$, $MODx = 0$ | 3 V | 0.15 | | MHz |
| f _{DCO(2,3)} | DCO frequency (2, 3) | RSELx = 2, $DCOx = 3$, $MODx = 0$ | 3 V | 0.21 | | MHz |
| f _{DCO(3,3)} | DCO frequency (3, 3) | RSELx = 3, $DCOx = 3$, $MODx = 0$ | 3 V | 0.3 | | MHz |
| f _{DCO(4,3)} | DCO frequency (4, 3) | RSELx = 4, $DCOx = 3$, $MODx = 0$ | 3 V | 0.41 | | MHz |
| f _{DCO(5,3)} | DCO frequency (5, 3) | RSELx = 5, $DCOx = 3$, $MODx = 0$ | 3 V | 0.58 | | MHz |
| f _{DCO(6,3)} | DCO frequency (6, 3) | RSELx = 6, $DCOx = 3$, $MODx = 0$ | 3 V | 0.8 | | MHz |
| f _{DCO(7,3)} | DCO frequency (7, 3) | RSELx = 7, $DCOx = 3$, $MODx = 0$ | 3 V | 0.8 | 1.5 | MHz |
| f _{DCO(8,3)} | DCO frequency (8, 3) | RSELx = 8, $DCOx = 3$, $MODx = 0$ | 3 V | 1.6 | | MHz |
| f _{DCO(9,3)} | DCO frequency (9, 3) | RSELx = 9, $DCOx = 3$, $MODx = 0$ | 3 V | 2.3 | | MHz |
| f _{DCO(10,3)} | DCO frequency (10, 3) | RSELx = 10, DCOx = 3, MODx = 0 | 3 V | 3.4 | | MHz |
| f _{DCO(11,3)} | DCO frequency (11, 3) | RSELx = 11, DCOx = 3, MODx = 0 | 3 V | 4.25 | | MHz |
| f _{DCO(12,3)} | DCO frequency (12, 3) | RSELx = 12, DCOx = 3, MODx = 0 | 3 V | 4.3 | 7.3 | MHz |
| f _{DCO(13,3)} | DCO frequency (13, 3) | RSELx = 13, DCOx = 3, MODx = 0 | 3 V | 7.8 | | MHz |
| f _{DCO(14,3)} | DCO frequency (14, 3) | RSELx = 14, DCOx = 3, MODx = 0 | 3 V | 8.6 | 13.9 | MHz |
| f _{DCO(15,3)} | DCO frequency (15, 3) | RSELx = 15, DCOx = 3, MODx = 0 | 3 V | 15.25 | | MHz |
| f _{DCO(15,7)} | DCO frequency (15, 7) | RSELx = 15, DCOx = 7, MODx = 0 | 3 V | 21 | | MHz |
| S _{RSEL} | Frequency step between range RSEL and RSEL+1 | $S_{RSEL} = f_{DCO(RSEL+1,DCO)}/f_{DCO(RSEL,DCO)}$ | 3 V | 1.35 | | ratio |
| S _{DCO} | Frequency step between tap DCO and DCO+1 | $S_{DCO} = f_{DCO(RSEL, DCO+1)}/f_{DCO(RSEL, DCO)}$ | 3 V | 1.08 | | ratio |
| | Duty cycle | Measured at SMCLK output | 3 V | 50 | | % |

All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ... RSELx = 14

Modulation control bits MODx select how often f_{DCO(RSEL.DCO+1)} is used within the period of 32 DCOCLK

cycles. The frequency f_{DCO(RSEL,DCO)} is used for the remaining cycles. The frequency is an average equal to:

Vcc

MIN

TYP

DCO control bits DCOx have a step size as defined by parameter S_{DCO} .

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TEST CONDITIONS

 $32 \times f_{\text{DCO(RSEL,DCO)}} \times f_{\text{DCO(RSEL,DCO+1)}}$

MOD × f_{DCO(RSEL,DCO)} + (32 – MOD) × f_{DCO(RSEL,DCO+1)}



www.ti.com

MAX UNIT



www.ti.com

Calibrated DCO Frequencies - Tolerance

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | T _A | V _{cc} | MIN | TYP | MAX | UNIT |
|---|--|----------------|-----------------|-----|------|-----|------|
| 1-MHz tolerance over temperature ⁽¹⁾ | BCSCTL1= CALBC1_1MHz, DCOCTL = CALDCO_1MHz, calibrated at 30°C and 3 V | 0°C to 85°C | 3 V | -3 | ±0.5 | +3 | % |
| 1-MHz tolerance over V_{CC} | BCSCTL1= CALBC1_1MHz, DCOCTL = CALDCO_1MHz, calibrated at 30°C and 3 V | 30°C | 1.8 V to 3.6 V | -3 | ±2 | +3 | % |
| 1-MHz tolerance overall | BCSCTL1= CALBC1_1MHz, DCOCTL = CALDCO_1MHz, calibrated at 30°C and 3 V | -40°C to 85°C | 1.8 V to 3.6 V | -6 | ±3 | +6 | % |

(1) This is the frequency change from the measured frequency at 30°C over temperature.

Wake-Up From Lower-Power Modes (LPM3 or LPM4) Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|-------------------------|---|---|-----------------|-----|---------------------------------------|-----|------|
| t _{DCO,LPM3/4} | DCO clock wake-up time from LPM3 or LPM4 ⁽¹⁾ | BCSCTL1= CALBC1_1MHz, DCOCTL = CALDCO_1MHz | 3 V | | 1.5 | | μs |
| t _{CPU,LPM3/4} | CPU wake-up time from LPM3 or LPM4 ⁽²⁾ | | | 1 | 1/f _{MCLK} + Clock,LPM3/4 | | |

(1) The DCO clock wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).

(2) Parameter applicable only if DCOCLK is used for MCLK.

Typical Characteristics - DCO Clock Wake-Up Time From LPM3 or LPM4




Figure 13. DCO Wake-Up Time From LPM3 vs DCO Frequency

STRUMENTS www.ti.com

EXAS

Crystal Oscillator, XT1, Low-Frequency Mode⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT | |
|-----------------------------|---|---|-----------------|-------|-------|-------|------------|--|
| f _{LFXT1,LF} | LFXT1 oscillator crystal frequency, LF mode 0, 1 | XTS = 0, LFXT1Sx = 0 or 1 | 1.8 V to 3.6 V | | 32768 | | Hz | |
| f _{LFXT1,LF,logic} | LFXT1 oscillator logic level square wave input frequency, LF mode | XTS = 0, XCAPx = 0, LFXT1Sx = 3 | 1.8 V to 3.6 V | 10000 | 32768 | 50000 | Hz | |
| 04 | Oscillation allowance for | XTS = 0, LFXT1Sx = 0, f _{LFXT1,LF} = 32768 Hz, C _{L,eff} = 6 pF | | | 500 | | kΩ | |
| OA _{LF} | LF crystals | XTS = 0, LFXT1Sx = 0, f _{LFXT1,LF} = 32768 Hz, C _{L,eff} = 12 pF | | | 200 | | К12 | |
| | | XTS = 0, XCAPx = 0 | | | 1 | | | |
| C | Integrated effective load | XTS = 0, XCAPx = 1 | | | 5.5 | | ~ F | |
| $C_{L,eff}$ | capacitance, LF mode ⁽²⁾ | XTS = 0, XCAPx = 2 | | | 8.5 | | pF | |
| | | XTS = 0, XCAPx = 3 | | | 11 | | | |
| | Duty cycle, LF mode | XTS = 0, Measured at ACLK, $f_{LFXT1,LF}$ = 32768 Hz | 2.2 V | 30 | 50 | 70 | % | |
| f _{Fault,LF} | Oscillator fault frequency, LF mode ⁽³⁾ | XTS = 0, XCAPx = 0, LFXT1Sx = 3 ⁽⁴⁾ | 2.2 V | 10 | | 10000 | Hz | |

(1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.

(a) Keep the trace between the device and the crystal as short as possible.

- (b) Design a good ground plane around the oscillator pins.
- (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
- (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
- (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
- (f) If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
 (g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
- (2) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Since the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (3) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (4) Measured with logic-level input frequency but also applies to operation with crystals.

Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | T _A | V _{cc} | MIN | TYP | MAX | UNIT |
|--------------------|------------------------------------|----------------|-----------------|-----|-----|-----|------|
| f _{VLO} | VLO frequency | -40°C to 85°C | 3 V | 4 | 12 | 20 | kHz |
| df_{VLO}/d_T | VLO frequency temperature drift | -40°C to 85°C | 3 V | | 0.5 | | %/°C |
| df_{VLO}/dV_{CC} | VLO frequency supply voltage drift | 25°C | 1.8 V to 3.6 V | | 4 | | %/V |

Timer_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN TYP MA | X UNIT |
|---------------------|-------------------------------|---|-----------------|------------|--------|
| f _{TA} | Timer_A input clock frequency | Internal: SMCLK or ACLK, External: TACLK or INCLK, Duty cycle = $50\% \pm 10\%$ | | fsystem | MHz |
| t _{TA,cap} | Timer_A capture timing | TA0, TA1 | 3 V | 20 | ns |



www.ti.com

Comparator_A+ (MSP430G2x11 only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN TYP | MAX | UNIT |
|-----------------------|--|--|-----------------|---------|--------------------|------|
| I _(DD) | | CAON = 1, CARSEL = 0, CAREF = 0 | 3 V | 45 | | μA |
| I(Refladder/R | ofDiode) | CAON = 1, CARSEL = 0, CAREF = 1, 2, or 3, No load at CA0 and CA1 | 3 V | 45 | | μA |
| V _(IC) | Common-mode input voltage | CAON = 1 | 3 V | 0 | V _{CC} -1 | V |
| V _(Ref025) | Voltage @ 0.25 V _{CC} node V _{CC} | PCA0 = 1, CARSEL = 1, CAREF = 1, No load at CA0 and CA1 | 3 V | 0.24 | | |
| V _(Ref050) | Voltage @ 0.5 V _{CC} node V _{CC} | PCA0 = 1, CARSEL = 1, CAREF = 2, No load at CA0 and CA1 | 3 V | 0.48 | | |
| V _(RefVT) | See Figure 14 and Figure 15 | PCA0 = 1, CARSEL = 1, CAREF = 3, No load at CA0 and CA1, TA = 85°C | 3 V | 490 | | mV |
| V _(offset) | Offset voltage ⁽¹⁾ | | 3 V | ±10 | | mV |
| V _{hys} | Input hysteresis | CAON = 1 | 3 V | 0.7 | | mV |
| | Response time | $T_A = 25^{\circ}C$, Overdrive 10 mV, Without filter: CAF = 0 | 3 V | 120 | | ns |
| (response) | (low-high and high-low) | $T_A = 25^{\circ}C$, Overdrive 10 mV, With filter: CAF = 1 | 3 V | 1.5 | | μs |

(1) The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator_A+ inputs on successive measurements. The two successive measurements are then summed together.

650 650 $V_{CC} = 3 V$ V_{CC} = 2.2 V V_(RefVT) – Reference Voltage – mV V_(RefVT) – Reference Voltage – mV 600 600 Typical Typical 550 550 500 500 450 450 400 400 -5 15 35 55 75 T_A – Free-Air Temperature – °C -5 15 35 55 75 T_A – Free-Air Temperature – °C -45 -25 95 115 -45 -25 95 115 Figure 14. $V_{(RefVT)}$ vs Temperature, V_{CC} = 3 V Figure 15. $V_{(RefVT)}$ vs Temperature, V_{CC} = 2.2 V 100 V_{CC} = 1.8 V Short Resistance – k V_{CC} = 2.2 V $V_{CC} = 3 V$ 10 V_{CC} = 3.6 V 1 0 0.2 0.4 0.6 0.8 1 V_{IN}/V_{CC} – Normalized Input Voltage – V/V Figure 16. Short Resistance vs V_{IN}/V_{CC}

Typical Characteristics - Comparator_A+

www.ti.com



SLAS695I-FEBRUARY 2010-REVISED FEBRUARY 2013

Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|----------------------------|--|---------------------|-----------------|-----------------|-----------------|-----|------------------|
| V _{CC(PGM/ERASE)} | Program and erase supply voltage | | | 2.2 | | 3.6 | V |
| f _{FTG} | Flash timing generator frequency | | | 257 | | 476 | kHz |
| I _{PGM} | Supply current from V _{CC} during program | | 2.2 V, 3.6 V | | 1 | 5 | mA |
| I _{ERASE} | Supply current from V _{CC} during erase | | 2.2 V, 3.6 V | | 1 | 7 | mA |
| t _{CPT} | Cumulative program time ⁽¹⁾ | | 2.2 V, 3.6 V | | | 10 | ms |
| t _{CMErase} | Cumulative mass erase time | | 2.2 V, 3.6 V | 20 | | | ms |
| | Program and erase endurance | | | 10 ⁴ | 10 ⁵ | | cycles |
| t _{Retention} | Data retention duration | $T_J = 25^{\circ}C$ | | 100 | | | years |
| t _{Word} | Word or byte program time ⁽²⁾ | | | | 30 | | t _{FTG} |
| t _{Block, 0} | Block program time for first byte or word ⁽²⁾ | | | | 25 | | t _{FTG} |
| t _{Block, 1-63} | Block program time for each additional byte or word ⁽²⁾ | | | | 18 | | t _{FTG} |
| t _{Block, End} | Block program end-sequence wait time ⁽²⁾ | | | | 6 | | t _{FTG} |
| t _{Mass Erase} | Mass erase time ⁽²⁾ | | | | 10593 | | t _{FTG} |
| t _{Seg Erase} | Segment erase time ⁽²⁾ | | | | 4819 | | t _{FTG} |

The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming (1) methods: individual word write, byte write, and block write modes. These values are hardwired into the flash controller's state machine ($t_{FTG} = 1/f_{FTG}$).

(2)

RAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN MAX | UNIT |
|---------------------|---|-----------------|---------|------|
| V _(RAMh) | RAM retention supply voltage ⁽¹⁾ | CPU halted | 1.6 | V |

This parameter defines the minimum supply voltage V_{CC} when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition. (1)

www.ti.com

JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | V _{cc} | MIN | TYP | MAX | UNIT |
|-----------------------|--|-----------------|-------|-----|-----|------|
| f _{SBW} | Spy-Bi-Wire input frequency | 2.2 V, 3 V | 0 | | 20 | MHz |
| t _{SBW,Low} | Spy-Bi-Wire low clock pulse duration | 2.2 V, 3 V | 0.025 | | 15 | μs |
| t _{SBW,En} | Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge ⁽¹⁾) | 2.2 V, 3 V | | | 1 | μs |
| t _{SBW,Ret} | Spy-Bi-Wire return to normal operation time | 2.2 V, 3 V | 15 | | 100 | μs |
| f _{тск} | | 2.2 V | 0 | | 5 | MHz |
| | TCK input frequency ⁽²⁾ | 3 V | 0 | | 10 | MHz |
| R _{Internal} | Internal pulldown resistance on TEST | 2.2 V, 3 V | 25 | 60 | 90 | kΩ |

(1) Tools accessing the Spy-Bi-Wire interface need to wait for the maximum t_{SBW,En} time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.

(2) f_{TCK} may be restricted to meet the timing requirements of the module selected.

JTAG Fuse⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
|---------------------|---|---------------------|-----|-----|------|
| V _{CC(FB)} | Supply voltage during fuse-blow condition | $T_A = 25^{\circ}C$ | 2.5 | | V |
| V_{FB} | Voltage level on TEST for fuse blow | | 6 | 7 | V |
| I _{FB} | Supply current into TEST during fuse blow | | | 100 | mA |
| t _{FB} | Time to blow fuse | | | 1 | ms |

(1) After the fuse is blown, no further access to the JTAG/Test, Spy-Bi-Wire, or emulation feature is possible, and JTAG is switched to bypass mode.



www.ti.com

APPLICATION INFORMATION

Port P1 Pin Schematic: P1.0 to P1.3, Input/Output With Schmitt Trigger - MSP430G2x01




Table 14. Port P1 (P1.0 to P1.3) Pin Functions - MSP430G2x01

| | x | FUNCTION | CON | CONTROL BITS/SIGNALS | | |
|-----------------|---|------------|------|----------------------|---------|--|
| PIN NAME (P1.x) | | | P1 | DIR.x | P1SEL.x | |
| P1.0/ | | P1.x (I/O) | I: 0 | ; O: 1 | 0 | |
| TA0CLK/ | 0 | TA0CLK | | 0 | 1 | |
| ACLK | | ACLK | | 1 | 1 | |
| P1.1/ | | P1.x (I/O) | I: 0 | ; O: 1 | 0 | |
| TA0.0 | 1 | TA0.CCI0A | | 0 | 1 | |
| | | TA0.0 | | 1 | 1 | |
| P1.2/ | | P1.x (I/O) | I: 0 | ; O: 1 | 0 | |
| TA0.1 | 2 | TA0.CCI1A | | 0 | 1 | |
| | | TA0.1 | | 1 | 1 | |
| P1.3 | 3 | P1.x (I/O) | l: 0 | ; O: 1 | 0 | |



www.ti.com

Port P1 Pin Schematic: P1.4 to P1.7, Input/Output With Schmitt Trigger - MSP430G2x01




Table 15. Port P1 (P1.4 to P1.7) Pin Functions - MSP430G2x01


| | x | FUNCTION | CONTROL BITS / SIGNALS ⁽¹⁾ | | | |
|-----------------|--------------|------------|---------------------------------------|---------|-----------|--|
| PIN NAME (P1.x) | | FUNCTION | P1DIR.x | P1SEL.x | JTAG Mode | |
| P1.4/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | |
| SMCLK/ | 4 | SMCLK | 1 | 1 | 0 | |
| тск | | ТСК | Х | х | 1 | |
| P1.5/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | |
| TA0.0/ | 5 | TA0.0 | 1 | 1 | 0 | |
| TMS | | TMS | Х | х | 1 | |
| P1.6/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | |
| TA0.1/ | 6 | TA0.1 | 1 | 1 | 0 | |
| TDI/TCLK | | TDI/TCLK | Х | х | 1 | |
| P1.7/ | 7 | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | |
| TDO/TDI | [′] | TDO/TDI | Х | х | 1 | |

(1) X = Don't care



SLAS695I-FEBRUARY 2010-REVISED FEBRUARY 2013

Port P1 Pin Schematic: P1.0 to P1.3, Input/Output With Schmitt Trigger - MSP430G2x11





www.ti.com

| | | FUNCTION | CONTR | CONTROL BITS / SIGNALS ⁽¹⁾ | | | |
|-----------------|---|------------|------------|---------------------------------------|-----------|--|--|
| PIN NAME (P1.x) | x | | P1DIR.x | P1SEL.x | CAPD.y | | |
| P1.0/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | | |
| TA0CLK/ | 0 | TA0.TACLK | 0 | 1 | 0 | | |
| ACLK/ | 0 | ACLK | 1 | 1 | 0 | | |
| CA0 | | CA0 | Х | Х | 1 (y = 0) | | |
| P1.1/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | | |
| TA0.0/ | 1 | TA0.0 | 1 | 1 | 0 | | |
| | 1 | TA0.CCI0A | 0 | 1 | 0 | | |
| CA1 | | CA1 | Х | Х | 1 (y = 1) | | |
| P1.2/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | | |
| TA0.1/ | 2 | TA0.1 | 1 | 1 | 0 | | |
| | 2 | TA0.CCI1A | 0 | 1 | 0 | | |
| CA2 | | CA2 | Х | Х | 1 (y = 2) | | |
| P1.3/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | | |
| CAOUT/ | 3 | CAOUT | 1 | 1 | 0 | | |
| CA3 | | CA3 | Х | Х | 1 (y = 3) | | |

Table 16. Port P1 (P1.0 to P1.3) Pin Functions - MSP430G2x11

(1) X = Don't care



To Comparator From Comparator -CAPD.y PxSEL.y PxDIR.y Direction 0: Input 1: Output n PxREN.y $\mathbf{DV}_{\mathrm{ss}}$ PxSEL.y $\tilde{O}_{\overline{1}}$ 0 DVcd Ş PxOUT.y 0 From Module Bus Keeper P1.4/SMCLK/CA4/TCK FN P1.5/TA0.0/CA5/TMS P1.6/TA0.1/CA6/TDI/TCLK P1.7/CAOUT/CA7/TD0/TDI PxIN.y EN ٢ To Module 4 D PxIE.y PxIRQ.y EN O Set PxIFG.y PxSEL.y Interrupt Edge Select PxIES.y From JTAG To JTAG -

Port P1 Pin Schematic: P1.4 to P1.7, Input/Output With Schmitt Trigger - MSP430G2x11




www.ti.com

| | | | | CONTROL BI | TS / SIGNALS ⁽¹⁾ | |
|-----------------|---|------------------|------------|------------|-----------------------------|-----------|
| PIN NAME (P1.x) | x | FUNCTION P1DIR.x | P1SEL.x | JTAG Mode | CAPD.y | |
| P1.4/ | | P1.x (I/O) | l: 0; 0: 1 | 0 | 0 | 0 |
| SMCLK/ | 4 | SMCLK | 1 | 1 | 0 | 0 |
| CA4/ | 4 | CA4 | Х | Х | 0 | 1 (y = 4) |
| ТСК | | ТСК | Х | Х | 1 | 0 |
| P1.5/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | 0 |
| TA0.0/ | 5 | TA0.0 | 1 | 1 | 0 | 0 |
| CA5/ | 5 | CA5 | Х | Х | 0 | 1 (y = 5) |
| TMS | | TMS | Х | Х | 1 | 0 |
| P1.6/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | 0 |
| TA0.1/ | ~ | TA0.1 | 1 | 1 | 0 | 0 |
| CA6/ | 6 | CA6 | Х | Х | 0 | 1 (y = 6) |
| TDI/TCLK | | TDI/TCLK | Х | Х | 1 | 0 |
| P1.7/ | | P1.x (I/O) | l: 0; 0: 1 | 0 | 0 | 0 |
| CAOUT/ | - | CAOUT | 1 | 1 | 0 | 0 |
| CA7/ | 7 | CA7 | Х | Х | 0 | 1 (y = 7) |
| TDO/TDI | | TDO/TDI | Х | Х | 1 | 0 |

Table 17. Port P1 (P1.4 to P1.7) Pin Functions - MSP430G2x11

(1) X = Don't care





Port P2 Pin Schematic: P2.6, Input/Output With Schmitt Trigger - MSP430G2x01 and MSP430G2x11

Table 18. Port P2 (P2.6) Pin Functions - MSP430G2x01 and MSP430G2x11

| | x | FUNCTION | CONTROL BITS / SIGNALS ⁽¹⁾ | | | |
|-----------------|---|---------------|---------------------------------------|---------|---------|--|
| PIN NAME (P2.x) | | | P2DIR.x | P2SEL.6 | P2SEL.7 | |
| XIN | | XIN | 0 | 1 | 1 | |
| P2.6 | 6 | P2.x (I/O) | l: 0; 0: 1 | 0 | Х | |
| TA0.1 | | Timer0_A2.TA1 | 1 | 1 | Х | |

(1) X = Don't care



www.ti.com

Port P2 Pin Schematic: P2.7, Input/Output With Schmitt Trigger - MSP430G2x01 and MSP430G2x11




Table 19. Port P2 (P2.7) Pin Functions - MSP430G2x01 and MSP430G2x11

| | x | FUNCTION | CONTROL BITS / SIGNALS | | | | |
|-----------------|-----|------------|-------------------------------|---------|---------|--|--|
| PIN NAME (P2.x) | | | P2DIR.x | P2SEL.6 | P2SEL.7 | | |
| XOUT | 7 | XOUT | 1 | 1 | 1 | | |
| P2.7 | · / | P2.x (I/O) | l: 0; O: 1 | 0 | 0 | | |

www.ti.com

Texas

NSTRUMENTS

SLAS695I-FEBRUARY 2010-REVISED FEBRUARY 2013

REVISION HISTORY

| REVISION | DESCRIPTION |
|----------|---|
| SLAS695 | Limited Product Preview release |
| SLAS695A | Updated Product Preview Changes throughout for sampling |
| SLAS695B | Updated Product Preview |
| SLAS695C | Production Data release |
| SLAS695D | Table 14, Corrected P1DIR.x column for TA0.0 and TA0.1.Table 18, Corrected FUNCTION column for TA0.1.Port P1 Pin Schematic: P1.0 to P1.3, Input/Output With Schmitt Trigger – MSP430G2x11, Corrected schematic. |
| SLAS695E | Changed Storage temperature range limits in Absolute Maximum Ratings. Table 15, Removed CAPD.y column. Table 19, Corrected Control Bits/Signals. |
| SLAS695F | Changed T _{stg} , Programmed device, to -55°C to 150°C in Absolute Maximum Ratings. Changed f _{SYSTEM} MAX at V_{CC} = 1.8 V from 4.15 to 6 MHz in Recommended Operating Conditions. |
| SLAS695G | Changed port schematics (added buffer after PxOUT.y mux) in APPLICATION INFORMATION |
| SLAS695H | Table 2, Added pin 13 to NC list for RSA-16 package Recommended Operating Conditions, Added test conditions for typical values. POR, BOR, Added note (2). |
| SLAS695I | Removed all information related to operation at T temperature (-40°C to 105°C). |



15-Feb-2013

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Top-Side Markings | Samples |
|--------------------|---------------|--------------|--------------------|------|-------------|----------------------------|------------------|---------------------|--------------|-------------------|---------|
| MSP430G2001IN14 | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | MSP430G2001 | Samples |
| MSP430G2001IPW14 | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | | G2001 | Samples |
| MSP430G2001IPW14R | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | G2001 | Samples |
| MSP430G2001IRSA16R | ACTIVE | QFN | RSA | 16 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | | M430G 2001 | Samples |
| MSP430G2001IRSA16T | ACTIVE | QFN | RSA | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | | M430G 2001 | Samples |
| MSP430G2101IN14 | ACTIVE | PDIP | Ν | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | MSP430G2101 | Samples |
| MSP430G2101IPW14 | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | G2101 | Samples |
| MSP430G2101IPW14R | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | | G2101 | Samples |
| MSP430G2101IRSA16R | ACTIVE | QFN | RSA | 16 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | | M430G 2101 | Samples |
| MSP430G2101IRSA16T | ACTIVE | QFN | RSA | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | | M430G 2101 | Samples |
| MSP430G2111IN14 | ACTIVE | PDIP | Ν | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | MSP430G2111 | Samples |
| MSP430G2111IPW14 | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | G2111 | Samples |
| MSP430G2111IPW14R | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | | G2111 | Samples |
| MSP430G2111IRSA16R | ACTIVE | QFN | RSA | 16 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | | M430G 2111 | Samples |
| MSP430G2111IRSA16T | ACTIVE | QFN | RSA | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | | M430G 2111 | Samples |
| MSP430G2201IN14 | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | MSP430G2201 | Samples |
| MSP430G2201IPW14 | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | G2201 | Samples |



15-Feb-2013

| Orderable Device | Status | Package Type | Package | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Top-Side Markings | Samples |
|--------------------|----------|--------------|---------|------|-------------|----------------------------|------------------|---------------------|--------------|-------------------|---------|
| | (1) | | Drawing | | | (2) | | (3) | | (4) | |
| MSP430G2201IPW14R | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | | G2201 | Samples |
| MSP430G2201IRSA16 | OBSOLETE | QFN | RSA | 16 | | TBD | Call TI | Call TI | -40 to 85 | | |
| MSP430G2201IRSA16R | ACTIVE | QFN | RSA | 16 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | | M430G 2201 | Samples |
| MSP430G2201IRSA16T | ACTIVE | QFN | RSA | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | | M430G 2201 | Samples |
| MSP430G2211IN14 | ACTIVE | PDIP | Ν | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-1-260C-UNLIM | | MSP430G2211 | Samples |
| MSP430G2211IPW14 | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | | G2211 | Samples |
| MSP430G2211IPW14R | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | G2211 | Samples |
| MSP430G2211IRSA16R | ACTIVE | QFN | RSA | 16 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | M430G 2211 | Samples |
| MSP430G2211IRSA16T | ACTIVE | QFN | RSA | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | | M430G 2211 | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.



www.ti.com

15-Feb-2013

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF MSP430G2001, MSP430G2101, MSP430G2111, MSP430G2201, MSP430G2211 :

• Automotive: MSP430G2001-Q1, MSP430G2101-Q1, MSP430G2111-Q1, MSP430G2201-Q1, MSP430G2211-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| MSP430G2001IPW14R | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| MSP430G2001IRSA16R | QFN | RSA | 16 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430G2001IRSA16T | QFN | RSA | 16 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430G2101IPW14R | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| MSP430G2101IRSA16R | QFN | RSA | 16 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430G2101IRSA16T | QFN | RSA | 16 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430G2111IPW14R | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| MSP430G2111IRSA16R | QFN | RSA | 16 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430G2111IRSA16T | QFN | RSA | 16 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430G2201IPW14R | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| MSP430G2201IRSA16R | QFN | RSA | 16 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430G2201IRSA16T | QFN | RSA | 16 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430G2211IPW14R | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| MSP430G2211IRSA16R | QFN | RSA | 16 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430G2211IRSA16T | QFN | RSA | 16 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

19-Feb-2013



| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| MSP430G2001IPW14R | TSSOP | PW | 14 | 2000 | 367.0 | 367.0 | 35.0 |
| MSP430G2001IRSA16R | QFN | RSA | 16 | 3000 | 367.0 | 367.0 | 35.0 |
| MSP430G2001IRSA16T | QFN | RSA | 16 | 250 | 210.0 | 185.0 | 35.0 |
| MSP430G2101IPW14R | TSSOP | PW | 14 | 2000 | 367.0 | 367.0 | 35.0 |
| MSP430G2101IRSA16R | QFN | RSA | 16 | 3000 | 367.0 | 367.0 | 35.0 |
| MSP430G2101IRSA16T | QFN | RSA | 16 | 250 | 210.0 | 185.0 | 35.0 |
| MSP430G2111IPW14R | TSSOP | PW | 14 | 2000 | 367.0 | 367.0 | 35.0 |
| MSP430G2111IRSA16R | QFN | RSA | 16 | 3000 | 367.0 | 367.0 | 35.0 |
| MSP430G2111IRSA16T | QFN | RSA | 16 | 250 | 210.0 | 185.0 | 35.0 |
| MSP430G2201IPW14R | TSSOP | PW | 14 | 2000 | 367.0 | 367.0 | 35.0 |
| MSP430G2201IRSA16R | QFN | RSA | 16 | 3000 | 367.0 | 367.0 | 35.0 |
| MSP430G2201IRSA16T | QFN | RSA | 16 | 250 | 210.0 | 185.0 | 35.0 |
| MSP430G2211IPW14R | TSSOP | PW | 14 | 2000 | 367.0 | 367.0 | 35.0 |
| MSP430G2211IRSA16R | QFN | RSA | 16 | 3000 | 367.0 | 367.0 | 35.0 |
| MSP430G2211IRSA16T | QFN | RSA | 16 | 250 | 210.0 | 185.0 | 35.0 |

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



RSA (S-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




A. All linear dimensions are in millimeters

B. The Pin 1 Identification mark is an optional feature that may be present on some devices In addition, this Pin 1 feature if present is electrically connected to the center thermal pad and therefore should be considered when routing the board layout.



RSA (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products | | Applications | |
|------------------------------|--------------------------|-------------------------------|-----------------------------------|
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com | | |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessconne | ectivity | |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated