OKI semiconductor MSM82C55A-5RS/GS

CMOS PROGRAMMABLE PERIPHERAL INTERFACE


GENERAL DESCRIPTION

MSM82C55A-5 is a programmable universal I/O interface device which operates at a high speed and on a low power consumption due to the 3 μ silicon gate CMOS technology. It is the best fit as I/O port in a system which employs 8-bit parallel processing CPU MSM80C85A. Basically, this device has 24-bit I/O pins equivalent to three 8-bit I/O ports and all inputs/outputs are TTL interface compatible.

FEATURES

- High speed and low power consumption due to 3μ silicon gate CMOS technology
- 3 V to 6 V single power supply
- Full static operation
- Programmable 24-bit I/O ports
- Bidirectional bus operation (Port A)


- Bit set/reset function (Port C)
- TTL compatible
- 40-pin DIP (MSM82C55A-5RS)
- 44-pin flat package (MSM82C55A-5GS)
- Compatible with 8255A-5



CIRCUIT CONFIGURATION

I/O · MSM82C55A-5RS/GS = -

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Lir			
	Symuol	Conditions	MSM82C55A-5RS	MSM82C55A-5GS	Unit	
Supply Voltage	Vcc	Ta = 25°C	-0.5 to	v		
Input Voltage	VIN	with respect to GND	-0.5 to V _{CC} +0.5			
Output Voltage	VOUT		-0.5 to	V _{CC} +0.5	v	
Storage Temperature	Tstg	_	-55 to +150		°C	
Power Dissipation	PD	Ta = 25°C	1.0	0.7	w	

OPERATING RANGE

Parameter	Symbol	Limits	Unit
Supply Voltage	Vcc	3 to 6	v
Operating Temperature	TOP	-40 to 85	°C

RECOMMENDED OPERATING RANGE

Parameter	Symbol	Min.	Тур.	Max,	Unit
Supply Voltage	Vcc	4.5	5	5.5	v
Operating Temperature	TOP	-40	+25	+85	°C
"L" Input Voltage	VIL	-0.3		+0.8	v
"H" Input Voltage	VIH	2.2		Vcc +0.3	v

DC CHARACTERISTICS

Parameter	Symbol	Conc	litions	Min.	Түр.	Max.	Unit
"L" Output Voltage	VOL	IOL = 2.5mA				0.45	V
		IOH = -400 μA		2.4			V
"H" Output Voltage	∨он	IOH = -40 μA	1	4.2			V
Input Leak Current	11	$0 \le V_{IN} \le V_{CC}$	-10		10	μA	
Output Leak Current	ILO	0 ≤ V _{OUT} ≤V _{CC}	V _{CC} = 4.5V to 5.5V	-10		10	μA
Supply Current (standby)	ICCS		Ta = −40° C to +85° C		0.1	100	μΑ
Average Supply Current (active)	^I CC	I/O write cycle time: 1 μs				5	mA

I/O · MSM82C55A-5RS/GS = -


AC CHARACTERISTICS

 $(V_{CC} = 4.5V \text{ to } 5.5V, T_a = -40 \text{ to } +85^{\circ}C)$


Parameter	Symbol	Min.	Max.	Unit	Remarks
Setup Time of address to the falling edge of RD	tAR	20		ns	
Hold Time of address to the rising edge of RD	^t RA	20		ns] '
RD Pulse Width	tRR	300		ns	
Delay Time from the falling edge of \overline{RD} to the output of defined data	tRD		200	ns	
Delay Time from the rising edge of $\overline{\textbf{RD}}$ to the floating of data bus	^t DF	10	100	ns	
Time From the rising edge of RD or WR to the next falling edge of RD or WR	^t RV	850		ns	
Setup Time of address before the falling edge of WR	tAW	0		ns	
Hold Time of address after the rising edge of WR	tWA	30		ns	
WR Pulse Width	tww	300		ns	
Setup Time of bus data before the rising edge of WR	tDW	100		ns	
Hold Time of bus data after the rising edge of WR	tWD	40		ns	
Delay Time from the rising edge of WR to the output of defined data	ţМВ		350	ns	
Setup Time of port data before the falling edge of RD	tiR	20		ns	
Hold Time of port data after the rising edge of RD	tHR	20		ns	
ACK Pulse Width	^t AK	300		ns	Load
STB Pulse Width	^t ST	300		ns	150 pF
Setup Time of port data before the rising edge of STB	t P S	20		ns	
Hold Time of port data after the rising edge of STB	tРН	180		ns	
Delay Time from the falling edge of ACK to the output of defined data	tAD		300	ns	
Delay Time from the rising edge of \overrightarrow{ACK} to the floating of port (Port A in mode 2)	^t KD	20	250	ns	
Delay Time from the rising edge of WR to the falling edge of $\overline{\text{OBF}}$	twob		650	ns	(me)
Delay Time from the falling edge of $\overrightarrow{\text{ACK}}$ to the rising edge of $\overrightarrow{\text{OBF}}$	^t AOB		350	ns	
Delay Time from the falling edge of STB to the rising edge of IBF	tSI B		300	ns	
Delay Time from the rising edge of $\overline{\textbf{RD}}$ to the falling edge of IBF	^t RIB		300	ns	
Delay Time from the falling edge of \overline{RD} to the falling edge of INTR	^t RIT		400	ns	
Delay Time from the rising edge of STB to the rising edge of INTR	tSIT		300	ns	
Delay Time from the rising edge of ACK to the rising edge of INTR	^t AIT		350	ns	
Delay Time from the falling edge of \overline{WR} to the falling edge of INTR	₩ІТ		850	ns	

Note: Timing is measured at V $_{L}^{-}$ = 0.8 V and V $_{H}$ = 2.2 V for both inputs and outputs.


Basic Input Operation (Mode 0)



Basic Output Operation (Mode 0)




Strobe Input Operation (Mode 1)




■ I/O · MSM82C55A-5RS/GS ■ ---

Strobe Output Operation (Mode 1)




Bidirectional Bus Operation (Mode 2)




OUTPUT CHARACTERISTICS (REFERENCE VALUE)

1 Output "H" Voltage (VOH) vs. Output Current (IOH)



2 Output "L" Voltage (VOL) vs. Output Current (IOL)



Note: The direction of flowing into the device is taken as positive for the output current.

Pin No.	ltem	Input/Output	Function
D7 ~ D0	Bidirectional data bus	Input and output	These are three-state 8-bit bidirectional buses used to write and read data upon receipt of the WR and RD signals from CPU and also used when control words and bit set/reset data are transferred from CPU to MSM82C55A-5.
RESET	Reset input	Input	This signal is used to reset the control register and all internal registers when it is in high leve). At this time, ports are all made into the input mode (high impedance status).
ĊŚ	Chip select input	Input	When the CS is in low level, data transmission is enabled with CPU. When it is in high level, the data bus is made into the high impedance status where no write nor read operation is performed. Internal registers hold their previous status, however.
RD	Read input	Input	When RD is in low level, data is transferred from MSM82C55A-5 to CPU.
WR	Write input	Input	When WR is in low level, data or control words are transferred from CPU to MSM82C55A-5.
A0, A1	Port select input (address)	Input	By combination of A0 and A1, either one is selected from among port A, port B, port C, and control register. These pins are usually connected to low order 2 bits of the address bus.
PA7 ~ PA0	Port A	Input and output	These are universal 8-bit I/O ports. The direction of inputs/out- puts can be determined by writing a control word. Especially, port A can be used as a bidirectional port when it is set to mode 2.
PB7 ~ PB0	Port B	Input and output	These are universal 8-bit I/O ports. The direction of inputs/out- puts can be determined by writing a control word.
PC7 ~ PC0	Port C	Input and output	These are universal 8-bit I/O ports. The direction of inputs/out- puts can be determined by writing a control word as 2 ports with 4 bits each. When port A or port B is used in mode 1 or mode 2 (port A only), they become control pins. Especially when port C is used as an output port, each bit can be set/reset independently.
Vcc			+5 V power supply.
GND	t		GND

BASIC FUNCTIONAL DESCRIPTION

Group A and Group B

When setting a mode to a port having 24 bits, set it by dividing it into two groups of 12 bits each.

- Group A: Port A (8 bits) and high order 4 bits of port C (PC7 ~ PC4)
 - Group B: Port B (8 bits) and low order 4 bits of port C (PC3 ~ PC0)

Mode 0, 1, 2

There are 3 types of modes to be set by group as follows:

- Mode 0: Basic input operation/output operation (Available for both groups A and B) Mode 1: Strobe input operation/output operation (Available for both groups A and B)
- Mode 2: Bidirectional bus operation (Available for group A only)

When used in mode 1 or mode 2, however, port C has bits to be defined as ports for control signal for operation ports (port A for group A and port B for group B) of their respective groups.

Port A, B, C

The internal structure of 3 ports is as follows:

- Port A: One 8-bit data output latch/buffer and one 8-bit data input latch
- Port B: One 8-bit data input/output latch/buffer and one 8-bit data input buffer
- Port C: One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input)

Single bit set/reset function for port C

When port C is defined as output port, it is possible to set (to turn to high level) or reset (to turn to low level) any one of 8 bits individually without affecting other bits.

OPERATIONAL DESCRIPTION


Control Logic

Operations by addresses and control signals, e.g., read and write, etc. are as shown in the table below:

Operation	A1	A0	CS	WR	RD	Operation
	0	0	0	1	0	Port A →Data Bus
Input	0	1	0	1	0	Port B → Data Bus
	1	0	0	1	0	Port C \rightarrow Data Bus
	0	0	0	0	1	Data Bus → Port A
Output	0	1	0	0	1	Data Bus → Port B
	1	0	0	0	1	Data Bus →Port C
Control	1	1	0	0	1	Data Bus → Control Register
	1	1	0	1	0	Illegal Condition
Others	×	×	1	×	×	Data bus is in the high impedance status.

Setting of Control Word

The control register is composed of 7-bit latch circuit and 1-bit flag as shown below.




Precaution for mode selection

Bit Set/Reset Function

The output registers for ports A and C are cleared to ϕ each time data is written in the command register and the mode is changed, but the port B state is undefined.

When port C is defined as output port, it is possible to set (set output to 1) or reset (set output to 0) any one of 8 bits without affecting other bits as shown next page.

I/O · MSM82C55A-5RS/GS =



Interrupt Control Function

When MSM82C55A-5 is used in mode 1 or mode 2, the interrupt signal for CPU is provided. The interrupt request signal is output from port C. When the interral flip-flop INTE is set beforehand at this time, the desired interrupt request signal is output. When it is reset beforehand, however, the interrupt request signal is not output. The set/reset of the internal flip-flop is made by the bit set/reset operation for port C virtually.

Bit set \rightarrow INTE is set \rightarrow Interrupt allowed Bit reset \rightarrow INTE is reset \rightarrow Interrupt inhibited

Operational Description by Mode

1. Mode 0 (Basic input/output operation)

Mode 0 makes MSM82C55A-5 operate as a basic input port or output port. As no control signal such as interrupt request, etc. is required in this mode. All of 24 bits can be used as two-8-bit ports and two 4-bit ports. Sixteen combinations are then possible for inputs/outputs. The inputs are not latched, but the outputs are.

			Ç	ontro	l Wo	ď			Gr	oup A	G	roup B
Туре	D7	D ₆	D5	D4	D3	D ₂	Dı	Do	Port A	High Order 4 Bits of Port C	Port B	Low Order 4 Bits of Port C
1	1	0	0	0	0	0	0	0	Output	Output	Output	Output
2	1	0	0	0	0	0	0	1	Output	Output	Output	Input
3	1	0	0	0	0	0	1	0	Output	Output	Input	Output
4	1	0	0	0	0	0	1	1	Output	Output	Input	Input
5	1	0	0	0	1	0	0	0	Output	Input	Output	Output
6	1	0	0	0	1	0	0	1	Output	Input	Output	Input
7	1	0	0	0	1	0	1	0	Output	Input	Input	Output
8	1	0	0	0	1	0	1	1	Output	Input	Input	Input
9	1	0	0	1	0	0	0	0	Input	Output	Output	Output
10	1	0	0	1	0	0	0	1	Input	Output	Output	Input
11	1	0	0	1	0	0	1	0	Input	Output	Input	Output
12	1	0	0	1	0	0	1	1	Input	Output	Input	Input
13	1	0	0	1	1	0	0	0	Input	Input	Output	Output
14	1	0	0	1	1	0	0	1	Input	Input	Output	Input
15	1	0	0	1	1	0	1	0	Input	Input	Input	Output
16	1	0	0	1	1	0	1	1	Input	Input Input Input		Input

Note: When used in mode 0 for both groups A and B

2. Mode 1 (Strobe input/output operation)

In this mode 1, the strobe, interrupt and other control signals are used when input/output operations are made from a specified port. This mode is available for both groups A and B. In group A at this time, port A is used as data line and port C as the control signal.

Following is a descrption of the input operation in mode 1.

STB (Strobe input) .

 When this signal is in low level, the data output from terminal to port is fetched into the internal latch of the port. This can be made independent from CPU and the data is not output to the data bus until the RD signal arrives from CPU.


IBF (Input buffer full flag output)

 This is the response signal for the STB. This signal when turned to high level indicates that data is fetched into the input latch. This signal turns to high level at the falling edge of STB and low level at the rising edge of RD.

INTR (Interrupt request output)

 This is the interrupt request signal for CPU of the data fetched into the input latch. It is indicated by high level only when the internal INTE flip-flop is set. This signal turns to high level at the rising edge of the STB (IBF = 1 at this time) and low level at the falling edge of the RD when

Mode 1 Input



the INTE is set.

 $INTE_A$ of group A is set when the bit for PC4 is set, while $INTE_B$ of group B is set when the bit for PC2 is set.

Following is a description of the output operation of mode 1.

OBF (Output buffer full flag output)

 This signal when turned to low level indicates that data is written to the specified port upon receipt of the WR signal from CPU. This signal turns to low level at the rising edge of the WR and high level at the falling edge of the ACK.

ACK (Acknowledge input)


• This signal when turned to low level indicates that the terminal has received data.

INTR (Interrupt request output)

 This is the signal used to interrupt CPU when a terminal receives data from CPU via MSM82C-55A-5. It indicates the occurrence of the interrupt in high level only when the internal INTE flip-flop is set. This signal turns to high level at the rising edge of the ACK (OBF = 1 at this time) and low level at the falling edge of WR when the INTE_B is set.

 $INTE_A$ of group A is set when the bit for PC₆ is set, while $INTE_B$ of group B is set when the bit for PC₂ is set.

Mode 1 output




I/O · MSM82C55A-5RS/GS = -

Port C Function Allocation in Mode 1


Combination of Input/Output Port C	Group A: Input Group B: Input	Group A: Input Group B: Output	Group A: Output Group B: Input	Group A: Output Group B: Output
PC ₀	INTRB	INTRB	INTRB	INTRB
PC ₁	IBFB	OBFB	IBF8	OBFB
PC ₂	STBB	ACKB	STBB	ACKB
PC ₃	INTRA	INTRA	INTRA	INTRA
PC4	STBA	STBA	1/0	1/0
PC5	IBFA	IBFA	1/0	1/0
PC ₆	1/0	1/0	ACKA	ACKA
PC ₇	1/0	I/O	OBFA	OBFA

Note: I/O is a bit not used as the control signal, but it is available as a port of mode 0.

Examples of the relation between the control words and pins when used in mode 1 is shown below: (a) When group A is mode 1 output and group B is mode 1 input.







3. Mode 2 (Strobe bidirectional bus I/O operation)

In mode 2, it is possible to transfer data in 2 directions I/O through a single 8-bit port. This operation is akin to a combination between input and output operations. Port C waits for the control signal in this case, too. The mode 2 is available only for group A, however.

Next, a description is made on mode 2.

OBF (Output buffer full flag output)

 This signal when turned to low level indicates that data has been written to the internal output latch upon receipt of the WR signal from CPU. At this time, port A is still in the high impedance status and the data is not yet output to outside. This signal turns to low level at the rising edge of the WR and high level at the falling edge of the ACK

ACK (Acknowledge input)

When low level signal is input to this input pin, the high impedance status of port A is cleared, the buffer is enabled, and the data written to the internal output latch is output to port A. When the input returns to high level, port A is made into the high impedance status.

STB (Strobe input)

 When this signal turns to low level, the data output to port from pin is fetched into the internal input latch. The data is output to the data bus upon receipt of the RD signal from CPU, but it remains in the high impedance status until then.


IBF (Input buffer full flag output)

 This signal when turned to high level indicates that data from pin has been fetched into the input latch. This signal turns to high level at the falling edge of the STB and low level at the rising edge of the RD.

INTR (Interrupt request output)

This signal is used to interrupt CPU and its operation in the same as in mode 1. There are two INTE flip-flops internally available for input and output to select either interrupt of input or output operation. The INTE 1 is used to control the interrupt request for output operation and it can be reset by the bit set for PC6. The INTE2 is used to control the interrupt request for the input operation and it can be set by the bit set for PC4.


Mode 2 I/O Operation



Port C Function Allocation in Mode 2

Port C	Function
PC ₀	
PC1	Confirmed to the group B mode
PC ₂	group B mode
PC3	INTRA
PC4	STBA
PCs	IBFA
PC ₆	ACKA
PC ₇	OBFA

Following is an example of the relation between the control word and pin when used in mode 2. When input in mode 2 for group A and in mode 1 for group B.



4. When Group A is Different in Mode from Group B Group A and group B can be used by setting them in different modes each other at the same time. When either group is set to mode1 or mode 2, it is possible to set the one not defined as control pin in port C to both input and output as a port which operates in mode 0 at the 3rd and 0th bits of the control word.

	Crown A	Crown R	Group B								
	Group A	Group B	PC7	PC ₆	PC 5	PC4	PC3	PC2	PC ₁	PC ₀	
1	Mode 1 input	Mode 0	1/0	1/0	IBFA	STBA	INTRA	1/0	1/0	1/0	
2	Mode 0 output	Mode 0	OBFA	ACKA	1/0	1/0	INTRA	1/0	1/0	1/0	
3	Mode 0	Mode 1 input	1/0	1/0	1/0	1/0	1/0	STBB	IBFB	INTRB	
4	Mode 0	Mode 1 output	1/0	1/0	1/0	1/0	1/0	ACKB	OBFB	INTRB	
5	Mode 1 input	Mode 1 input	1/0	1/0	IBFA	STBA	INTRA	STBB	IBFB	INTRB	
6	Mode 1 input	Mode 1 output	1/0	1/0	IBFA	STBA	INTRA	ACKB	OBFB	INTRB	
7	Mode 1 output	Mode 1 input	OBFA	ACKA	1/0	1/0	INTRA	STBB	IBFB		
8	Mode 1 output	Mode 1 output	OBFA	ACKA	1/0	1/0	INTRA	ACKB	OBFB	INTRB	
9	Mode 2	Mode 0	OBFA	ACKA	IBFA	STBA	INTRA	1/0	1/0	1/0	

(mode conbinations that define no control bit at port C)

Controlled at the 3rd bit (D3) of the control word Controlled at the 0th bit (D0) of the control word

When the I/O bit is set to input in this case, it is possible to access data by normal port C read operation.

When set to output, PC7 \sim PC4 bits can be accessed by the bit set/reset function only. While, 3 bits from PC2 to PC0 can be accessed by normal write operation.

The bit set/reset function can be used for all of PC3 \sim PC0 bits. Note that the status of port C varies according to the combination of modes like this.

I/O · MSM82C55A-5RS/GS = ·

5. Port C Status Read

When port C is used for the control signal, that is, in either mode 1 or mode 2, each control signal and

bus status signal can be read out by reading the content of port C.

The status read out is as follows:

	Group A	Group B	Status read on the data bus							
			D ₇	D ₆	Ds	D ₄	D ₃	D ₂	Dı	Do
1	Mode 1 input	Mode 0	1/0	١/٥	IBFA	INTEA		1/0	1/0	1/0
2	Mode 1 output	Mode 0	OBFA	INTEA	1/0	1/0	INTRA	1/0	1/0	1/0
3	Mode 0	Mode 1 input	1/0	1/0	1/0	1/0	1/0	INTEB	IBFB	
4	Mode 0	Mode 1 output	1/0	1/0	1/0	1/0	1/0	INTEB	OBFB	
5	Mode 1 input	Mode 1 input	1/0	1/0	IBFA	INTEA	INTRA	INTEB	IBFB	
6	Mode 1 input	Mode 1 output	1/0	1/0	IBFA	INTEA	INTRA	INTEB	OBFB	
7	Mode 1 output	Mode 1 input	OBFA	INTEA	1/0	1/0		INTEB	IBFB	
8	Mode 1 output	Mode 1 output	OBFA	INTEA	1/0	1/0		INTEB	OBFB	
9	Mode 2	Mode 0	OBFA	INTE1	IBFA	INTE2	INTRA	1/0	1/0	1/0
10	Mode 2	Mode 1 input	OBFA	INTE 1	IBFA	INTE2		INTEB	IBFB	
11	Mode 2	Mode 1 output	OBFA	INTE1	IBFA	INTE2		INTEB	OBFB	

6. Reset of MSM82C55A-5

Be sure to keep the RESET signal at power ON in the high level at least for 50 $\mu s.$ Subsequently, it

becomes the input mode at a high level pulse above 500 ns.

Notes:

After a write command is executed to the command register, the internal latch is cleared in PORTA PORTC. For instance, 00H is output at the beginning of a write command when the output port is assigned. However, if PORTB is not cleared at this time, PORTB is unstable. In other words, PORTB only outputs ineffective data (unstable value according to the device) during the period from after a write command is executed till the first data is written to PORTB.