OKI semiconductor MSM80C85A-2RS/GS

8-BIT CMOS MICROPROCESSOR

GENERAL DESCRIPTION

The MSM80C85A-2 is a complete 8-bit parallel central processor implemented in silicon gate C-MOS technology and compatible with MSM80C85A.

It is designed with higher processing speed (max. 5 MHz) and lower power consumption compared with MSM80C85A and power down mode is provided, thereby offering a high level of system integration.

The MSM80C85A-2 uses a multiplexed address/data bus. The address is split between the 8-bit address bus and the 8-bit data bus. The on-chip address latches a MSM81C55-5 memory products allow a direct interface with the MSM80C85A-2.

FEATURES

- Power down mode
- Low Power Dissipation: 50mW TYP
- * Single +3 to +6 V Power Supply
- -40 to +85°C, Operating Temperature
- Compatible with MSM80C85A
- * 0.8µ Instruction Cycle (V_{CC} = 5V)
- On-Chip Clock Generator (with External Crystal)
- On-Chip System Controller; Advanced Cycle Status Information Available for Large System Control
- Four Vectored Interrupt Inputs (One is non-maskable) Plus the 8080A-compatible interrupt.
- Serial In/Serial Out Port
- · Decimal, Binary and Double Precision Arithmetic
- Addressing Capability to 64K Bytes of Memory
- •TTL Compatible

FUNCTIONAL BLOCK DIAGRAM



CPU · MSM80C85A-2RS/GS = -

PIN CONFIGURATION

MSM80C85A-2 RS (Top View)	X1 1	
40 Lead Plastic DIP	X2 [2	39 HOLD
	RESET OUT 3	38 HLDA
	SODIA	371 CLK (OUT)
	SID 5	36 RESET IN
	TRAPIG	351 READY
	BST7.5	341 IO/M
	RST6.5 8	331 5.
	RST5.5 9	321 BD
	INTRO	311 WR
	INTATT	30 ALE
	AD. 12	29] Sa
	AD, 113	28 A.
	AD, TA	27] A.
	AD, 115	261 A.
	AD, TE	251 A.
	AD. 17	241 A.
	AD. 118	231 A.
	AD, 119	221 4.
	GND 20	211 A.



MSM80C85A-2 FUNCTIONAL PIN DEFINITION

The following describes the function of each pin:

Symbol	Function						
A ₈ – A ₁₅ (Output, 3-state)	Address Bus: The most significant 8-bits of the memory address or the 8-bits of the I/O address, 3-stated during Hold and Halt modes and during RESET.						
AD ₀ –AD ₇ (Input/Output) 3-state	Multiplexed Address/Data Bus: Lower 8-bits of the memory address (or I/O address) appear on the bus during the first clock cycle (T state) of a machine cycle. It then becomes the data bus during the second and third clock cycles.						
ALE (Output)	Address Latch Enable: It occurs during the first clock state of a machine cycle and enables the address to get latched into the on-chip latch of peripherals. The falling edge of ALE is set to guarantee setup and hold times for the address information. The falling edge of ALE can also be used to strobe the status information ALE is never 3-stated.						
S₀ , S₁ , IO/M (Output)	$\begin{array}{c c c c c c c c c c c c c c c c c c c $						
RD (Output, 3-state)	READ control: A low level on RD indicates the selected memory or I/O device is to be read and that the Data Bus is available for the data transfer, 3-stated during Hold and Halt modes and during RESET.						
WR (Output, 3-state)	WRITE control: A low level on \overline{WR} indicates the data on the Data Bus is to be written into the selected memory or I/O location. Data is set up at the trailing edge of WR, 3-stated during Hold and Halt modes and during RESET.						
READY (Input)	If READY is high during a read or write cycle, it indicates that the memory or peripheral is ready to send or receive data. If READY is low, the cpu will wait an integral number of clock cycles for READY to go high before completing the read or write cycle READY must conform to specified setup and hold times.						
HOLD (Input)	HOLD indicates that another master is requesting the use of the address and data buses. The cpu, upon receiving the hold request, will relinquish the use of the bus as soon as the completion of the current bus transfer. Internal processing can continue. The processor can regain the bus only after the HOLD is removed. When the HOLD is acknowledged, the Address, Data, RD, WR, and IO/M lines are 3-stated. And status of power down is controlled by HOLD.						
HLDA (Output)	HOLD ACKNOWLEDGE: Indicates that the cpu has received the HOLD request and that it will relinquish the bus in the next clock cycle. HLDA goes low after the Hold request is removed. The cpu takes the bus one half clock cycle after HLDA goes low.						
INTR (Input)	INTERRUPT REQUEST: Is used as a general purpose interrupt. It is sampled on during the next to the last clock cycle of an instruction and during Hold and Halt states. If it is active, the Program Counter (PC) will be inhibited from incrementing and an INTA will be issued. During this cycle a RESTART or CALL instruction can be inserted to jump to the interrupt service routine. The INTR is enabled and disabled by software. It is disabled by Reset and immediately after an interrupt is accepted. Power down mode is reset by INTR.						
INTA (Output)	INTERRUPT ACKNOWLEDGE: Is used instead of (and has the same timing as) \overline{RD} during the instruction cycle after an INTR is accepted.						
RST 5.5 RST 6.5 RST 7.5 (Input)	RESTART INTERRUPTS: These three inputs have the same timing as INTR except they cause an internal RESTART to be automatically inserted. The priority of these interrupts is ordered as shown in Table 1. These interrupts have a higher priority than INTR. In addition, they may be individually masked out using the SIM instruction. Power down mode is reset by these interrupts.						
TRAP (Input)	Trap interrupt is a nonmaskable RESTART interrupt. It is recognized at the same timing as INTR or RST 5.5–7.5. It is unaffected by any mask or Interrupt Disable. It has the highest priority of any interrupt. (See Table 1.) Power down mode is reset by input of TRAP.						

Symbol	Function
RESET IN (Input)	Sets the Program Counter to zero and resets the Interrupt Enable and HLDA flip-flops and release power down mode. The data and address buses and the control lines are 3- stated during RESET and because of the asynchronous nature of RESET, the processor's internal registers and flags may be altered by RESET with unpredictable results. RESET IN is a Schmitt-triggered input, allowing connection to an R-C network for power-on RESET delay. The cpu is held in the reset condition as long as RESET IN is applied.
RESET OUT (Output)	Indicated cpu is being reset. Can be used as a system reset. The signal is synchronized to the processor clock and lasts an integral number of clock periods.
X ₁ , X ₂ (Input)	X_1 and X_2 are connected to a crystal to drive the internal clock generator. X_1 can also be an external clock input from a logic gate. The input frequency is divided by 2 to give the processor's internal operating frequency.
CLK (Output)	Clock Output for use as a system clock. The period of CLK is twice the X_1 , X_2 input period.
SID (Input)	Serial Input data line. The data on this line is loaded into accumulator bit 7 whenever a RIM instruction is executed.
SOD (Output)	Serial output data line. The output SOD is set or reset as specified by the SIM instruction.
V _{CC}	+5 volts supply.
GND	Ground Reference.

Table 1 Interrupt Priority, Restart Address, and Sensitivity

Name	Priority	Address Branched To (1) When Interrupt Occurs	Type Trigger
TRAP	1	24H	Rising edge and high level until sampled.
RST 7.5	2	ЗСН	Rising edge (latched).
RST 6.5	3	34H	High level until sampled.
RST 5.5	4	2CH	High level until sampled.
INTR	5	(2)	High level until sampled.

 Notes:
 (1) The processor pushes the PC on the stack before branching to the indicated address.

 (2) The address branched to depends on the instruction provided to the cpu when the interrupt is acknowledged.

FUNCTIONAL DESCRIPTION

The MSM80C85A-2 is a complete 8-bit parallel central processor. It is designed with silicon gate C-MOS technology and requires a single +5 volt supply. Its basic clock speed is 5MHz, thus improving on the present MSM80C85A's performance with higher system speed and power down mode. Also it is designed to fit into a minimum system of three IC's: The cpu (MSM80C85A-2), a RAM/IO (MSM81C55-5)

The MSM80C85A-2 has twelve addressable 8-bit register pairs. Six others can be used interchangeably as 8-bit registers or a 16-bit register pairs. The MSM-80C85A-2 register set is as follows:

Mnemonic	Register	Contents
ACC or A	Accumulator	8-bits
PC	Program Counter	16-bit address
BC, DE, HL	General-Purpose	8-bit x 6 or
	Registers; data pointer (HL)	16-bits x 3
SP	Stack Pointer	16-bit address
Flags or F	Flag Register	5 flags (8-bit space)

The MSM80C85A-2 uses a multiplexed Data Bus. The address is split between the higher 8-bit Address Bus and the lower 8-bit Address/Data Bus. During the first T state (clock cycle) of a machine cycle the low order address is sent out on the Address/Data Bus. These lower 8-bits may be latched externally by the Address Latch Enable signal (ALE). During the rest of the machine cycle the data bus is used for memory or 1/O data.

The MSM80C85A-2 provides RD, WR, S₀, S₁ and IO/M signals for bus control. An Interrupt Acknowledge signal (INTA) is also provided. Hold and all Interrupts are synchronized with the processor's internal clock. The MSM80C85A-2 also provides Serial Input Data (SID) and Serial Output Data (SOD) lines for a simple serial interface.

In addition to these features, the MSM80C85A-2 has three maskable, vector interrupt pins, one nonmaskable TRAP interrupt and power down mode with HALT and HOLD.

INTERRUPT AND SERIAL I/O

The MSM80C85A-2 has 5 interrupt inputs: INTR, RST 5.5, RST 6.5, RST 7.5, and TRAP, INTR is identical in function to the 8080A INT. Each of the three RESTART inputs, 5.5, 6.5, and 7.5, has a programmable mask. TRAP is also a RESTART interrupt but it is nonmaskable.

The three maskable interrupts cause the internal

execution of RESTART (saving the program counter in the stack and branching to the RESTART address) if the interrupts are enabled and if the interrupt mask is not set. The nonmaskable TRAP causes the internal execution of a RESTART vector independent of the state of the interrupt enable or masks. (See Table 1.)

There are two different types of inputs in the restart interrupts. RST 5.5 and RST 6.5 are high level-sensitive like INTR (and INT on the 8080A) and are recognized with the same thiming as INTR. RST 7.5 s rising edge-sensitive.

For RST 7.5, only a pulse is required to set an internal flip-flop which generates the internal interrupt request. The RST 7.5 request flip-flop remains set until the request is serviced. Then it is reset automatically. This flip-flop may also be reset by using the SIM instruction or by issuing a RESET IN to the MSM80C85A. The RST 7.5 internal flip-flop will be set by a pulse on the RST 7.5 pin even when the RST 7.5 interrupt is masked out.

The interrupts are arranged in a flixed priority that determines which interrupt is to be recognized if more than one is pending as follows: TRAP-highest priority, RST 7.5, RST 6.5, RST 5.5, INTR-lowest priority. This priority scheme does not take into account the priority of a routine that was started by a higher priority interrupt. RST 5.5 can interrupt an RST 7.5 routine if the interrupts are re-enabled before the end of the RST 7.5 routine.

The TRAP interrupt is useful for catastrophic events such as power failure or bus error. The TRAP input is recognized just as any other interrupt but has the highest priority. It is not affected by any flag or mask. The TRAP input is both edge and level sensitive. The TRAP input must go high and remain high until it is acknowledged. It will not be recognized again until it goes low, then high again. This avoids any false triggering due to noise or logic glitches. Figure 3 illustrates the TRAP interrupt request circuitry within the MSM80C85A-2. Note that the servicing of any interrupt (TRAP, RST 7.5, RST 6.5, RST 5.5, INTR) disables all future interrupts (except TRAPs) until an El instruction is executed.

The TRAP interrupt is special in that it disables interrupts, but preserves the previous interrupt enable status. Performing the first RIM instruction following a TRAP interrupt allows you to determine whether interrupts were enabled or disabled prior to the TRAP. All subsequent RIM instructions provide current interrupt enable status. Performing a RIM instruction following INTR or RST 5.5–7.5 will provide current Interrupt Enable status, revealing that Interrupts are disabled.

The serial I/O system is also controlled by the RIM and SIM instructions. SID is read by RIM, and SIM sets the SOD data.



Figure 3 Trap and RESET IN Circuit

DRIVING THE X₁ and X₂ INPUTS

You may drive the clock inputs of the MSM80C-85A-2 with a crystal, or an external clock source. The driving frequency must be at least 1 MHz, and must be twice the desired internal clock frequency; hence, the MSM80C85A-2 is operated with a 6 MHz crystal (for 3 MHz clock). If a crystal is used, it must have the following characteristics:

- Parallel resonance at twice the clock frequency desired
- C_L (load capacitance) $\leq 30 \text{ pF}$
- C_S (shunt capacitance) \leq 7 pF
- R_S (equivalent shunt resistance) \leq 75 ohms

Drive level: 10 mW

Frequency tolerance: ±.005% (suggested)

Note the use of the capacitors between X_1 , X_2 and ground. These capacitors are required to assure oscillator startup at the correct frequency.

Figure 4 shows the recommended clock driver circuits. Note in B that pullup resistor is required to assure that the high level voltage of the input is at least 4V.

For driving frequencies up to and including 6 MHz you may supply the driving signal to X_1 and leave X_2 open-circuited (Figure 4B). To prevent self-oscillation of the MSM80C85A-2, be sure that X_2 is not coupled back to X_1 through the driving circuit.



Figure 4 Clock Driver Circuits

BASIC SYSTEM TIMING

The MSM80C85A-2 has a multiplexed Data Bus. ALE is used as a strobe to sample the lower 8-bits of address on the Data Bus. Figure 5 shows an instruction fetch, memory read and I/O write cycle (as would occur during processing of the OUT instruction). Note that during the I/O write and read cycle that the I/O port address is copied on both the upper and lower half of the address.

There are seven possible types of machine cycles. Which of these seven takes place is defined by the status of the three status lines (IO/M, S1, S0) and the three control signals (RD, WR, and INTA). (See Table 2.) The status line can be used as advanced controls (for device selection, for example), since they become active at the T1 state, at the outset of each machine cycle. Control lines RD and WR become active later, at the time when the transfer of data is to take place, so are used as command lines.

A machine cycle normally consists of three T states, with the exception of OPCODE FETCH, which normally has either four or six T states (unless WAIT or HOLD states are forced by the receipt of READY or HOLD inputs). Any T state must be one of ten possible states, shown in Table 3.

Machine Cycle		Status			Control		
		IO/M	S ₁	S ₀	RD	WR	INTA
Opcode Fetch	(OF)	0	1	1	0	1	1
Memory Read	(MR)	0	1	0	0	1	1
Memory Write	(MW)	0	0	1	1	0	1
I/O Read	(IOR)	1	1	0	0	1	1
I/O Write	(IOW)	1	0	1	1	0	1
Acknowledge of INTR	(INA)	1	1	1	1	1	0
Bus Idle	(BI): DAD ACK. OF	0	1	0	1	1	1
	RST, TRAP HALT	1 TS	1 0	1 0	1 TS	1 TS	1

Table 2 MSM80C85A-2 Machine Cycle Chart

Table 3 MSM80C85A-2 Machine State Chart

Maghine See		Statu	s & Buses			Control	
Wachine State	S1 , S0	IO/M	A8-A15	AD ₀ -AD ₇	RD, WR	INTA	ALE
T ₁	x	×	x	×	1	1	1(1)
T ₂	х	×	x	×	x	x	0
TWAIT	x	×	×	×	x	×	0
T ₃	×	×	×	×	×	×	0
T ₄	1	0 (2)	x	тs	1	1	0
Ts	1	0 (2)	×	TS	1	1	0
T ₆	1	0 (2)	x	TS	1	1	0
TRESET	x	TS	тs	TS	TS	1	0
THALT	0	TS	TS	TS	TS	1	0
THOLD	x	TS	TS	TS	TS	1	0

0 = Logic "0"

1 = Logic "1"

TS= High Impedance

X = Unspecified

Notes: (1) ALE not generated during 2nd and 3rd machine cycles of DAD instruction. (2) IO/M = 1 during $T_4 \sim T_6$ of INA machine cycle.



Figure 5. MSM80C85A-2 Basic System Timing

POWER DOWN Mode (a newly added function)

The MSM80C85A-2 is compatible to MSM80C85A in function and also with the POWER DOWN mode, this reducing the power consumption further.

There are two methods available for starting this POWER DOWN mode. One is made under the software control by using the HALT command and the other is under the hardware control by using the pin HOLD. This mode is released by pins HOLD, RESET, and interrupt pins (TRAP, RST7.5, RST6.5, RST5.5, or INTR). (See Table 4.)

Since the sequence of the HALT, HOLD, RESET, and INTERRUPT is compatible to MSM80C85A, every user can use the POWER DOWN mode with no particular attention.

Table 4 POWER DOWN Mode Releasing Method

Start by means of HALT command	Released by using pins RESET and INTERRUPT (not by pin HOLD)
Start by means of pin HOLD	Released by using pins RESET and HOLD (not by interrupt pins)

(1) Start by means of HALT command (See Figures 6 and 7.)

The POWER DOWN mode can be started by executing the HALT command.

At this time, the system is made into the HOLD status and therefore the POWER DOWN mode cannot be released even when the HOLD is released later.

In this case, the POWER DOWN mode can be released by means of the RESET or interrupt.

(2) Start by means of pin (See Figure 8.)

During the execution of commands other than the HALT, the POWER DOWN mode is started when the system is made into the HOLD status by means of pin HOLD.

Since no interrupt works during the execution of the HOLD, the POWER DOWN mode cannot be released by means of interrupt pins.

In this case, the POWER DOWN mode can be released either by means of pin RESET or by releasing the HOLD status by means of pin HOLD.

CPU · MSM80C85A-2RS/GS = -



Figure 6. Started by HALT and Released by RESET IN







Figure 8. Started and Released by HOLD

Unit

v

v

v

°c

w

Limits Symbol Parameter Condition MSM80C85A-2RS MSM80C85A-2GS -0.5 ~ +7 Power Supply Voltage Vcc -0.5~ V_{CC} +0.5 Input Voltage VIN With respect to GND Output Voltage -0.5 ~ V_{CC} +0.5 VOUT -55~+150 Storage Temperature Tstg **Power Dissipation** PD Ta = 25°C 1.0 0.7

ABSOLUTE MAXIMUM RATINGS

OPERATING RANGE

Parameter	Symbol	Limits	Unit
Power Supply Voltage	Vcc	3~6	v
Operating Temperature	Тор	-40 ~ +85	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Түр.	Max.	Unit
Power Supply Voltage	Vcc	4.5	5	5.5	v
Operating Temperature	TOP	-40	+25	+85	°C
"L" Input Voltage	VIL	-0.3		+0.8	v
"H" Output Voltage	VIH	2.2		V _{CC} + 0.3	v
"L" RESET IN Input Voltage	VILR	-0.3		+0.8	v
"H" RESET IN Input Voltage	VIHR	3.0		V _{CC} +0.3	v

D.C. CHARACTERISTICS

Parameter	Symbol	Cond	litions	Min.	Тур.	Max.	Unit
"L" Output Voltage	VOL	I _{OL} = 2mA				0.45	v
"H" Output Voltage	Veri	I _{OH} = -400µА		2.4			V
	∙он	I _{OH} =40µА		4.2			V
Input Leak Current	ILI	$0 \le V_{IN} \le V_{CC}$	$V_{CC} = 4.5V \approx 5.5V$ Ta = -40°C ~ +85°C	-10		10	μA
Output Leak Current	IL0	0 ≤ V _{OUT} ≤ V _{CC}		-10		10	μΑ
Operating Supply		, Tcyc = 200ns CL = 0pF at reset				20	mA
Current	'CC	Tcyc = 200ns CL = 0pF at power down mode				7	mA

A.C. CHARACTERISTICS

		(Ta = -40°C ~ 8	15°C, VC	:c ≈ 4.5V	~ 5.5V
Parameter	Symbol	Condition	Min.	Mex.	Unit
CLK Cycle Period	ICYC		200	2000	ns
CLK Low Time	t ₁		40		ns
CLK High Time	t,		70	<u> </u>	ns
CLK Rise and Fall Time	t _r , t _f			30	ns
X, Rising to CLK Rising	[†] XKR		25	120	ns
X ₁ Rising to CKK Falling	¹ XKF	1	30	150	ns
Aa ~15 Valid to Leading Edge of Control (1)	1AC	7	115		ns
A ₀ ~ 7 Valid to Leading Edge of Control	TACL		115		ns.
A ₀ ~ ₁₅ Valid Data In	tAD	1		330	ns
Address Float After Leading Edge of RD INTA	IAFR '	1		0	ns
A ₆ ~15 Valid Before Trailing Edge of ALE (1)	^t AL	7	50		ns
A. ~, Valid Before Trailing Edge of ALE	TALL]	50	_	ns
READY Valid from Address Valid	TARY]		100	ns
Address (A, ~, s) Valid After Control	^t CA		60		ns
Width of Control Law (RD, WR, INTA)	1CC]	230		ns
Trailing Edge of Control to Leading Edge of ALE	1CL	7	25		ns
Data Valid to Trailing Edge of WR	*DW		230		ns
HLDA to Bus Enable	1HABE			150	ns
Bus Float After HLDA	THABF	tovo = 200ns		150	ns
HLDA Valid to Trailing Edge of CLK	THACK	CL = 150pF	40		ns
HOLD Hold Time	1 HDH		0		ns
HOLD Step Up Time to Trailing Edge of CLK	HDS		120		ns
INTR Hold Time	TINH]	0		ns
INTR, RST and TRAP Setup Time to Falling Edge of CLK	TINS	7	150		ns
Address Hold Time Alter ALE	1LA]	50		ns
Trailing Edge of ALE to Leading Edge of Control	1LC		60		ns
ALE Low During CLK High	¹ LCK]	50		ns
ALE to Valid Data During Read	¹ LDR			250	ns
ALE to Valid Data During Write	^t LDW			140	ns
ALE Width	<u>'LL</u>		80		ns
ALE to READY Stable	LRY			30	ns
Trailing Edge of RD to Reienabling of Address	IRAE]	90		ns
RD for INTA) to Valid Data	¹ RD			150	ns
Control Trailing Edge to Leading Edge of Next Control	^t RV]	220		ns
Data Hold Time After RD INTA (7)	1RDH		0		ns
READY Hold Time	TRYH	7	0		ns
READY Setup Time to Leading Edge of CLK	IRYS	1	100		ns
Data Valid After Trailing Edge of WR	1WD		60		ns
LEADING Edge of WR to Data Valid	TWDL			20	ns

Notes: (1) A8~A15 address Space apply to IO/M, S0, and S1 except A8~A15 are undefined during T4~T8 of OF Ag⁻A₁₅ address Space apply to 10/M, So, and S₁ except Ag⁻A₁₅ are undefined during T₄⁻T₈ of OF cycle whereast 10/M, So, and S₁ as table.
 Test conditions: t_{CYC} = 200ns C_L = 150pF
 For all output timing where C_L = 150pF use the following correction factors: 25pF ≤ C_L < 150pF = -0.10n/pF 150pF < C_L < 300pF : +0.30n/pF
 Output timings are measured with puelly capacitive load.
 All timings are measured at output voltage V_L = 0.8V, V_H = 2.2V, and 1.5V with 10ns rise and fall time

on inputs,

(6) To calculate timing specifications at other values of t_{CYC} use Table 7, (7) Data hold time is guaranteed under all loading conditions.



Table 7 Bus Timing Specification as a TCYC Dependent

	1	MSM80C8EA 2						
tAL		(1/2)T - 50	MIN					
^t LA	-	(1/2)T – 50	MIN					
^t LL	-	(1/2)T – 20	MIN					
^t LCK	-	(1/2)T - 50	MIN					
t LC	-	(1/2)T – 40	MIN					
^t AD	-	(5/2 + N)T — 170	MAX					
^t RD	-	(3/2 + N)T — 150	MAX					
^t RAE	-	(1/2)T - 10	MIN					
^t CA	-	(1/2)T – 40	MIN					
tDW	-	(3/2 + N)T - 70	MIN					
twD	_	(1/2)T – 40	MIN					
tCC	_	(3/2 + N)T - 70	MIN					
^t CL	-	(1/2)T — 75	MIN					
^t ARY		(3/2)T – 200	MAX					
^t HACK	-	(1/2)T – 60	MIN					
tHABF	-	(1/2)T + 50	MAX					
^t HABE	-	(1/2)T + 50	MAX					
^t AC	-	(2/2)T — 85	MIN					
ti	-	(1/2)T – 60	MIN					
t ₂	-	(1/2)T - 30	MIN					
tRV	-	(3/2)T - 80	MIN					
^t LDR	-	(2+N)T - 150	MAX					

 $(Ta = -40^{\circ}C \sim +85^{\circ}C, V_{CC} = 4.5V \sim 5.5V, C_{L} = 150pF)$

Note: N is equal to the total WAIT states.

T = tCYC



Figure 6 Clock Timing Waveform

CPU · MSM80C85A-2RS/GS = -

READ OPERATION



WRITE OPERATION





Figure 7 MSM80C85A-2 Bus Timing, With and Without Wait



HOLD OPERATION

CPU · MSM80C85A·2RS/GS = -



Figure 9 MSM80C85A-2 Interrupt and Hold Timing

Memonic Description Dr.			Instruction Code (1)								
MOVE, LOAD, AND STORE 0 1 D D D S S S MOV If 12 Move register to register 0 1 D D D S S S 7 MOV M Move register to memory 0 1 D D D D 1 1 0 7 MVIr Move immediate register 0 0 D D D 1 1 0 7 MVIM Move immediate register Pair B & C 0 0 0 0 0 1 0 0 1 1 0 1 1 0 1 1 0 0 1 1 0 1 1 1 1 1 1 1 1 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </td <td>Mnemonic</td> <td colspan="2">Description</td> <td>D۵</td> <td>D,</td> <td>D₄</td> <td>D.</td> <td>D,</td> <td>D,</td> <td>D۵</td> <td>Clock (2) Cycles</td>	Mnemonic	Description		D۵	D,	D₄	D.	D,	D,	D۵	Clock (2) Cycles
Mover (c) Mover register to register 0 1 D D D S S S 4 MOV Mr Mover register to memory 0 1 1 0 0 5 S S 7 MOV M Mover register to register 0 0 1 D D 1 1 0 7 MVI M Move immediate register 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1	MOVELOAD		<u> -,</u>	- 0	_,						
MOV M I Move register to memory D 1 D D D D D D D D D T 1 D D T D D D D D D D T D D D T D <thd< tr=""> Load</thd<>	MOVE, LOAD	Move register to register	0	1	•	•	•	c	c	c	
MOV r M Move register to memory 0 1 1 1 1 0 3 3 3 7 MVI r Move immediate register 0 0 0 0 0 0 1 0 0 1 1 0 7 MVI r Move immediate register Pair B & C 0 0 0 0 0 0 0 0 0 0 1 10 0 10 LXI B Load immediate register Pair B & C 0 0 1 0 0 1 10 0 1 10 10 10 LXI B Load indirect 0 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1		Move register to register		-	1	1	0	- C	- C	с С	7
MOV rm Move immediate register 0 1 D D D D 1 1 0 7 MVI M Move immediate register 0 0 0 0 0 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1		Move register to memory			Ľ		0	- 3		3	
MV1r Move immediate register 0 0 0 0 1 1 0 1 LXI B Load immediate register Pair B & C 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 10 LXI B Load immediate register Pair B & C 0 0 0 0 0 0 0 1 10 LXI P Load indirect 0 0 0 0 0 1 0 0 1 0 1 0 7 STAX B Store A indirect 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 <td>MUVPM</td> <td>Move memory to register</td> <td>U</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td></td> <td></td> <td>U</td> <td>/</td>	MUVPM	Move memory to register	U	1	0	0	0			U	/
MV1 M Move immediate memory 0 0 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <td>MVIr</td> <td>Move immediate register</td> <td>0</td> <td>0</td> <td>D</td> <td>D</td> <td>D</td> <td>1</td> <td>!</td> <td>0</td> <td></td>	MVIr	Move immediate register	0	0	D	D	D	1	!	0	
LX1 B Load immediate register Pair D & E 0 0 0 0 0 0 1 10 LX1 D Load immediate register Pair D & E 0 0 0 1 0 0 0 1 10 LX1 SP Load immediate register Pair D & E 0 0 0 1 10 0 0 1 10 LX1 SP Load immediate register Pair D & E 0 0 1 1 0 0 1 10 Store A indirect 0 0 0 1 0 0 1 0 7 LDAX B Load A indirect 0 0 0 1 1 0 1 0 7 LDAX B Load A indirect 0 0 1 1 0 1 0 1 0 1 1 0 1 1 0 1	MVIM	Move immediate memory	0	0	1	1	0	1	1	0	10
LX1 H Load immediate register Pair H & L 0 0 0 0 0 1 10 LX1 H Load immediate register Pair H & L 0 0 1 1 0 0 0 1 10 LX1 SP Load immediate register Pair H & L 0 0 0 0 0 0 1 10 STAX B Store A indirect 0 0 0 0 1 0 1 0 7 LDAX D Load A indirect 0 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	LXIB	Load immediate register Pair B & C	0	0	0	0	0	0	0	1	10
LXI SP Load immediate register Pair H & L 0 0 1 1 0 0 0 1 1 0 STAX B Store A indirect 0 0 0 0 0 0 1 0 7 STAX D Store A indirect 0 0 0 0 1 0 7 LDAX D Load A indirect 0 0 0 1 1 0 7 LDAX D Load A direct 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1		Load immediate register Pair D & E	0	0	0	1	0	0	0	1	10
LXI SP Load immediate stack pointer 0 0 1 1 0 0 0 1 10 STAX B Store A indirect 0 0 0 0 0 1 0 7 LDAX B Load A indirect 0 0 0 1 0 1 0 7 LDAX D Load A indirect 0 0 1 1 0 1 0 7 Store A direct 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		Load immediate register Pair H & L	0	0	1	0	0	0	0	1	10
STAX B Store A indirect 0 1 0 7 LDAX D Load A indirect 0 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1<	LXISP	Load immediate stack pointer	0	0	1	1	0	0	0	1	10
STAX D Store A indirect 0 0 0 1 0 0 7 LDAX B Load A indirect 0 0 0 1 1 0 7 LDAX D Load A indirect 0 0 0 1 1 0 1 0 7 STA Store A direct 0 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <t< td=""><td>STAX B</td><td>Store A indirect</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td> 7</td></t<>	STAX B	Store A indirect	0	0	0	0	0	0	1	0	7
LDAX B Load A indirect 0 0 0 1 1 0 7 STA Store A direct 0 0 1 1 1 0 1 1 1 0 1 0 1 1 1 0 0 0 0 1	STAX D	Store A indirect	0	0	0	1	0	0	1	0	7
LDAX D Load A indirect 0 0 0 1 1 0 1 0 7 STA Store A direct 0 0 1 1 0 0 1 1	LDAX B	Load A indirect	0	0	0	0	1	0	1	0	7
STA Store A direct 0 0 1 1 0 0 1 1 0 1 0 1 LDA Load A direct 0 0 1 0 0 1 0 0 1 1 0 1 0 1 1 0 1 0 1 1 1 0 1	LDAX D	Load A indirect	0	0	0	1	1	0	1	0	7
LDA Load A direct 0 0 1 1 1 0 0 1 1 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1	STA	Store A direct	0	0	1	1	0	0	1	0	13
SHLD Store H & L direct 0 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1 1 1 0 1 1 1 1 0 1	LDA	Load A direct	0	0	1	1	1	0	1	0	13
LHLD Load H & L direct 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 1 1 1 0 1	SHLD	Store H&L direct	0	0	1	0	0	0	1	0	16
XCHG Exchange D & E H & L registers 1 1 1 0 1 0 1 1 1 4 STACK OPS PUSH B Push register Pair B & C on stack 1 1 0 0 1 0 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 0 1 0 1	LHLD	Load H & L direct	0	0	1	0	1	0	1	0	16
STACK OPS Push register Pair B & C on stack 1 1 0 0 1 0 1 1 1 0 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 0 1 1 1 0 1 </td <td>XCHG</td> <td>Exchange D & E H & L registers</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>4</td>	XCHG	Exchange D & E H & L registers	1	1	1	0	1	0	1	1	4
PUSH B Push register Pair B & C on stack 1 1 0 0 1 0 1 0 1 1 1 0 1 0 1 1 1 0 1 0 1 1 1 0 1 0 1 1 1 0 1 1 1 1 0 1	STACK OPS										
PUSH D Push register Pair D & E on stack 1 1 0 1 0 1 0 1 0 1 1 1 0 1 0 1 1 1 0 1 0 1 1 1 0 1 0 1 1 1 1 0 1 0 1 1 1 1 0 1 0 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 0 1	PUSH B	Push register Pair B & C on stack	1	1	0	0	0	1	0	1	12
PUSH H Push register Pair H & Lon stack 1 1 1 1 0 1 0 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 0 1 0 1	PUSH D	Push register Pair D & E on stack	1	1	0	1	0	1	0	1	12
PUSH PSW Push A and Flags on stack 1 1 1 1 1 0 1 0 1 1 1 1 0 1 0 1 1 1 1 0 1 0 1 1 1 0 0 0 0 1 1 1 0 1 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 1 0 0 0 1	PUSH H	Push register Pair H & L on stack	1	1	1	0	0	1	0	1	12
POP B Pop register Pair B & C off stack 1 1 0 0 0 1 1 1 0 0 0 1 1 1 1 0 0 0 1 1 1 1 1 0 0 0 1 1 1 1 1 0 0 0 1	PUSH PSW	Push A and Flags on stack	1	1	1	1	Ō	1	Ō	1	12
POP D Pop register Pair D & E off stack 1 1 0 1 0 0 0 1 10 POP H Pop register Pair H & L off stack 1 1 1 0 0 0 1 10 POP PSW Pop A and Flags off stack 1 1 1 1 0 0 0 1 10 XTHL Exchange top of stack H & L 1 1 1 1 0 0 0 1 16 JUMP Jump unconditional 1 1 1 0 0 0 1 1 10 JC Jump on carry 1 1 0 1 0 1 0 7/10 JNC Jump on no carry 1 1 0 1 0 7/10 7/10 JNZ Jump on no zero 1 1 1 1 0 1 0 7/10 JP Jump on parity even 1 1 <td>POPB</td> <td>Pop register Pair B & C off stack</td> <td></td> <td>. i</td> <td>ò</td> <td>Ô</td> <td>õ</td> <td>ò</td> <td>ŏ</td> <td>1</td> <td>10</td>	POPB	Pop register Pair B & C off stack		. i	ò	Ô	õ	ò	ŏ	1	10
POP H Pop register Pair H & L off stack 1 1 1 0 0 0 1 10 POP A Pop A and Flags off stack 1 1 1 0 0 0 1 10 YUP Pop A and Flags off stack 1 1 1 0 0 0 1 10 XTHL Exchange top of stack H & L 1 1 1 1 0 0 0 1 16 JUMP H & L to stack pointer 1 1 1 0 0 0 1 1 10 JC Jump on carry 1 1 0 1 0 1 0 7/10 JC Jump on no carry 1 1 1 0 1 0 7/10 JZ Jump on no zero 1 1 1 0 1 0 7/10 JM Jump on parity even 1 1 1 0 1 <t< td=""><td>POPD</td><td>Pop register Pair D & E off stack</td><td></td><td>1</td><td>ñ</td><td>1</td><td>ň</td><td>ñ</td><td>õ</td><td>i</td><td>10</td></t<>	POPD	Pop register Pair D & E off stack		1	ñ	1	ň	ñ	õ	i	10
POP PSW Pop A and Flags off stack 1 1 1 1 1 0 0 0 1 1 XTHL Exchange top of stack H & L 1 1 1 1 1 0 0 0 1 <th1< th=""> 1 <th1< td=""><td>POPH</td><td>Pop register Pair H & L off stack</td><td></td><td>1</td><td>1</td><td>ò</td><td>ň</td><td>ň</td><td>ŏ</td><td>1</td><td>10</td></th1<></th1<>	POPH	Pop register Pair H & L off stack		1	1	ò	ň	ň	ŏ	1	10
Thus Top and higs on stark T <tht< th=""> T <tht< th=""> T<td>POP PSW</td><td>Pop A and Elags off stack</td><td></td><td>1</td><td>i</td><td>1</td><td>ň</td><td>ň</td><td>õ</td><td>1</td><td>10</td></tht<></tht<>	POP PSW	Pop A and Elags off stack		1	i	1	ň	ň	õ	1	10
Arring Excelling top of start if a line I <thi< th=""> <thi< th=""> I</thi<></thi<>	XTHI	Exchange top of stack H & I		1	i	'n	ň	ñ	1		16
JUMP Jump unconditional 1 1 0 0 0 1 1 0 0 0 1 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 0 1	SPHL	H & L to stack pointer		1	1	1	ĩ	ŏ	ò	1	6
JMP Jump unconditional 1 1 0 0 0 1 1 1 0 JC Jump on carry 1 1 0 1 1 0 1 1 0 7/10 JNC Jump on no carry 1 1 0 1 0 1 0 7/10 JZ Jump on no zero 1 1 0 0 1 0 7/10 JNZ Jump on positive 1 1 1 0 0 1 0 7/10 JM Jump on positive 1 1 1 1 0 7/10 7/10 JP Jump on positive even 1 1 1 0 0 1 0 7/10 JPO Jump on parity even 1 1 1 0 0 1 0 7/10 JPO Jump on parity even 1 1 1 0 0 1 0 7/10 JPO Jump on parity even 1 1 1 0	II IMP		·		· · ·						
Jing in point of the original oris original original original original original oris ori		lump uppenditional		•	^	^	•	•	4	•	10
JNC Jump on no carry 1 1 0 1 0 1 0 7/10 JNC Jump on no carry 1 1 0 1 0 1 0 7/10 JZ Jump on no zero 1 1 0 0 1 0 7/10 JNZ Jump on no zero 1 1 1 0 0 1 0 7/10 JP Jump on positive 1 1 1 1 0 1 0 7/10 JP Jump on positive even 1 1 1 1 0 1 0 7/10 JPO Jump on parity even 1 1 1 0 1 0 7/10 JPO Jump on parity odd 1 1 1 0 0 1 0 7/10 JPO Jump on carry 1 1 0 0 1 6 6 CALL Call unconditional 1 1 1 0 1 1 1 8 </td <td></td> <td></td> <td></td> <td></td> <td>0</td> <td>1</td> <td>•</td> <td>Ň</td> <td></td> <td></td> <td>7/10</td>					0	1	•	Ň			7/10
JZ Jump on no zero 1 1 0 0 1 0 7/10 JNZ Jump on no zero 1 1 0 0 1 0 7/10 JNZ Jump on no zero 1 1 0 0 1 0 7/10 JNZ Jump on positive 1 1 1 0 0 1 0 7/10 JM Jump on positive 1 1 1 1 0 1 0 7/10 JPO Jump on parity even 1 1 1 0 1 0 7/10 JPO Jump on parity odd 1 1 1 0 0 1 0 7/10 JPC Jump on parity odd 1 1 1 0 0 1 0 7/10 JPC Jump on parity odd 1 1 1 0 0 1 6 CALL Call unconditional 1 1 1 0 1 1 1 8 CC				1	~			Ň	-	0	7/10
JNZ Jump on no zero 1 1 0 0 1 0 7/10 JN Jump on no zero 1 1 1 0 0 0 1 0 7/10 JN Jump on positive 1 1 1 1 0 0 1 0 7/10 JM Jump on parity even 1 1 1 1 0 1 0 7/10 JPE Jump on parity even 1 1 1 1 0 1 0 7/10 JPC Jump on parity odd 1 1 1 0 1 0 7/10 JPC Jump on parity odd 1 1 1 0 0 1 0 7/10 JPC Jump on parity odd 1 1 1 0 0 1 0 7/10 JPC Jump on parity odd 1 1 0 0 1 1 0 1 1 1 1 1 1 1 1 1 1	17			-	~		1	Ň	-	0	7/10
JP Jump on positive 1 1 1 0 0 0 1 0 7/10 JP Jump on positive 1 1 1 1 0 1 0 7/10 JM Jump on minus 1 1 1 1 0 1 0 7/10 JPC Jump on parity even 1 1 1 1 0 1 0 7/10 JPO Jump on parity even 1 1 1 0 0 1 0 7/10 PCHL H & L to program counter 1 1 1 0 0 1 0 7/10 PCHL Call unconditional 1 1 1 0 1 0 7/10 7/10 CALL Call unconditional 1 1 1 0 1 1 0 1 1 1 CNC Call on carry 1 1 0 1 1 0 9/18 CZ Call on zero 1 1 1				-	Š	~		~		~	7/10
JM Jump on positive 1 1 1 1 0 0 1 0 7/10 JM Jump on minus 1 1 1 1 1 0 1 0 7/10 JPE Jump on parity even 1 1 1 0 1 0 7/10 JPC Jump on parity odd 1 1 1 0 0 0 1 0 7/10 PCHL H & L to program counter 1 1 1 0 0 1 0 7/10 PCHL Call unconditional 1 1 1 0 1 0 1 6 CALL Call on carry 1 1 0 1 1 0 1 1 1 CNC Call on no carry 1 1 0 1 1 0 9/18 CZ Call on zero 1 1 0 0 9/18 CP Call on positive 1 1 1 1 0 0				-	1	1	0	~	-	0	7/10
JWB on parity even 1 1 1 1 0 1 0 1 0 7/10 JPE Jump on parity even 1 1 1 0 1 0 1 0 7/10 JPO Jump on parity even 1 1 1 0 0 1 0 7/10 JPO Jump on parity even 1 1 1 0 0 1 0 7/10 JPO H & L to program counter 1 1 1 0 0 1 0 7/10 CALL Call unconditional 1 1 1 0 0 1 1 6 CALL Call on carry 1 1 0 1 1 1 0 9/18 CC Call on no carry 1 1 0 1 0 0 9/18 CZ Call on zero 1 1 1 0 0 9/18 CP Call on positive 1 1 1 1 0 9/18 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>•</td> <td>0</td> <td></td> <td>0</td> <td>7/10</td>							•	0		0	7/10
Jump on parity even 1 1 1 0 1 0 1 0 7/10 JPO Jump on parity odd 1 1 1 0 0 1 0 7/10 JPO Jump on parity odd 1 1 1 0 0 0 1 0 7/10 PCHL H & L to program counter 1 1 1 0 0 0 1 6 CALL Call unconditional 1 1 0 0 1 1 1 0 1 1 1 1 6 CALL Call on carry 1 1 0 1 1 0 1								0		0	7/10
Jump on parity odd 1 1 1 1 0 0 0 1 0 7/10 PCHL H & L to program counter 1 1 1 1 0 0 0 1 0 7/10 PCHL H & L to program counter 1 1 1 0 0 0 1 0 7/10 CALL Call unconditional 1 1 1 0 0 1 1 0 1 1 1 0 1 1 1 1 0 1 1 1 0 1 1 0 1 1 1 1 0 1 1 1 0 1 1 1 0 0 1	JPE	Jump on parity even				0		0		0	7/10
CALL I				1	1	0	1	0		1	//10
CALL Call unconditional 1 1 0 0 1 1 0 1 CALL Call on carry 1 1 0 0 1 1 0 1 CC Call on carry 1 1 0 1 1 1 0 0 9/18 CNC Call on no carry 1 1 0 1 1 0 0 9/18 CZ Call on zero 1 1 0 0 1 0 0 9/18 CP Call on positive 1 1 1 1 0 0 9/18 CP Call on parity even 1 1 1 1 0 0 9/18 CPE Call on parity odd 1 1 1 0 0 9/18			<u>'</u>						U	-	
CALL Call unconditional 1 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 1 0 0 1	CALL		1.		_	_			_		
CC Call on carry 1 1 0 1 1 1 0 0 9/18 CNC Call on no carry 1 1 0 1 0 0 9/18 CZ Call on carry 1 1 0 1 0 0 9/18 CZ Call on carry 1 1 0 0 1 1 0 0 9/18 CNZ Call on no zero 1 1 0 0 1 0 0 9/18 CP Call on positive 1 1 1 0 0 9/18 CM Call on parity even 1 1 1 1 0 0 9/18 CPE Call on parity even 1 1 1 0 0 9/18 CPO Call on parity odd 1 1 1 0 0 9/18	CALL	Call unconditional	1	1	0	0	1	1	0	1	18
CNC Call on no carry 1 1 0 1 0 1 0 0 9/18 CZ Call on zero 1 1 0 0 1 1 0 0 9/18 CNZ Call on no zero 1 1 0 0 0 1 1 0 0 9/18 CP Call on positive 1 1 1 0 0 0 9/18 CM Call on parity even 1 1 1 1 0 0 9/18 CPE Call on parity even 1 1 1 1 0 0 9/18 CPD Call on parity even 1 1 1 0 0 9/18 CPO Call on parity odd 1 1 1 0 0 9/18	CC	Call on carry	1	1	0	1	1	1	0	0	9/18
CZ Call on zero 1 1 0 0 1 1 0 0 9/18 CNZ Call on no zero 1 1 0 0 1 0 0 9/18 CP Call on positive 1 1 1 0 0 1 0 0 9/18 CM Call on parity even 1 1 1 1 0 0 9/18 CPE Call on parity even 1 1 1 0 1 0 9/18 CPO Call on parity odd 1 1 1 0 1 0 9/18	CNC	Call on no carry	1	1	0	1	0	1	0	0	9/18
CNZ Call on no zero 1 1 0 0 1 0 0 9/18 CP Call on positive 1 1 1 1 0 0 0 9/18 CM Call on minus 1 1 1 1 1 0 0 9/18 CPE Call on parity even 1 1 1 0 0 9/18 CPO Call on parity odd 1 1 1 0 0 9/18	CZ	Call on zero	1	1	0	0	1	1	0	0	9/18
CP Call on positive 1 1 1 0 1 0 9/18 CM Call on minus 1 1 1 1 1 1 0 0 9/18 CPE Call on parity even 1 1 1 0 1 0 0 9/18 CPO Call on parity odd 1 1 0 0 1 0 0 9/18	CNZ	Call on no zero	1	1	0	0	0	1	0	0	9/18
CM Call on minus 1 1 1 1 1 0 9/18 CPE Call on parity even 1 1 1 0 1 0 9/18 CPO Call on parity odd 1 1 0 0 9/18	CP	Call on positive	1	1	1	1	0	1	0	0	9/18
CPE Call on parity even 1 1 0 1 0 9/18 CPO Call on parity odd 1 1 0 0 9/18	СМ	Call on minus	1	1	1	1	1	1	0	0	9/18
CPO Call on parity odd 1 1 0 0 0 9/18	CPE	Call on parity even	1	1	1	0	1	1	0	0	9/18
	CPO	Call on parity odd	1	1	1	0	0	1	0	0	9/18

Table 8 Instruction Set Summary

		Instruction Code(1)								Clock(2)
Mnemonic	Description		D,	D,	D₄	D3	D2	D1	D,	Cycles
RETURN										
RET	Return	1	1	0	0	1	0	0	1	10
RC	Return on carry	1	1	Ō	1	1	Ō	0	0	6/12
BNC	Beturn on no carry	1	1	õ	1	ò	ō	ō	õ	6/12
BZ	Beturn on zero		1	ň	ń	1	ň	ň	ŏ	6/12
BNZ	Beturn on an arro		1	ň	ň	'n	õ	ň	ñ	6/12
DD	Return on no zero		-	1	1	0	õ	Ň	õ	6/12
RM	Beturn on positive		-	-	4	1	0	0	0	6/12
DDE	Betwee on perity war					4	~	0	~	6/12
RAD	Betwee on parity odd		-		0		0	0	~	6/12
hru	Neturn on parity odd	<u> </u>				0	- 0		U	0/12
RESTART										
RST	Restart	1	1	Α	Α	Α	1	1	1	12
INPUT/OUTPU	т									
IN	Input	1	1	0	1	1	0	1	1	10
OUT	Output	1	1	0	1	0	0	1	1	10
INCREMENT A	ND DECREMENT									
INR	Increment register	0	0	D	D	D	1	0	0	4
DCR r	Decrement register	0	Ō	D	D	D	1	0	1	4
INR M	Increment memory	0	ō	1	1	0	1	õ	ò	10
DCR M		Ő	ň	1	1	õ	1	õ	1	10
INXB	Increment B & C registers	0	õ	'n	ò	ň	ò	1	1	6
	Increment D & E registers		ň	ñ	1	ň	ň		1	6
	Increment H & L registers		ň	1	'n	ň	ň	1	1	6
	Increment if & L registers		Ň	-	1	Ň	0			6
	Degramment R & C		0			1	0	-	1	6
	Decrement D & C	0	0	0	1	4	0			6
			0	1		1	0			0
			0		1	1	0			6
		0	0				0			
ADD									10.5	
ADD r	Add register to A	1	0	0	0	0	S	S	S	4
ADC r	Add register to A with carry	1	0	0	0	1	S	S	S	4
ADD M	Add memory to A	1	0	0	0	0	1	1	0	7
ADC M	Add memory to A with carry	1	0	0	0	1	1	1	0	7
ADI	Add immediate to A	1	1	0	0	0	1	1	0	7
ACI	Add immediate to A with carry	1	1	0	0	1	1	1	0	7
DAD B	Add B&:CtoH&:L	0	0	0	0	1	0	0	1	10
DAD D	Add D&LE to H&L	0	0	0	1	1	0	0	1	10
DAD H	Add H & L to H & L	0	0	1	0	1	0	0	1	10
DAD SP	Add stack pointer to H & L	0	0	1	1	1	0	0	1	10
SUBTRACT										
SUB r	Subtract register from A	1	0	0	1	0	s	s	s	4
SBB r	Subtract register from A with borrow	1	0	0	1	1	s	s	s	4
SUB M	Subtract memory from A	1	0	Ō	1	0	1	1	0	7
SBB M	Subtract memory from A with borrow	1	ō	ō	1	1	1	1	ō	7
SUI	Subtract immediate from A	1	1	ñ	1	0 0	1	1	ñ	7
SBI	Subtract immediate from A with	1	1	ō	1	1	1	1	ō	7
	borrow	.	•	·	•	•	·	•	-	

Table 8 Instruction Set Summary cont'd

	Description	Instruction Code(1)								Clock(2)
winemonic		D7	D6	D,	D₄	D3	D₂	Dı	D,	Cycles
LOGICAL										
ANA r	And register with A	1	0	1	0	0	S	S	S	4
XRAr	Exclusive Or register with A	1	0	1	0	1	S	S	S	4
ORA r	Or register with A	1	0	1	1	0	S	S	S	4
CMP r	Compare register with A	1	0	1	1	1	S	S	S	4
ANAM	And memory with A	1	0	1	0	0	1	1	0	7
XRAM	Exclusive Or Memory with A	1	0	1	0	1	1	1	0	7
ORAM	Or memory with A	1	0	1	1	0	1	1	0	7
СМР М	Compare memory with A	1	0	1	1	1	1	1	0	7
ANI	And immediate with A	1	1	1	0	0	1	1	0	7
XRI	Exclusive Or immediate with A	1	1	1	0	1	1	1	0	7
ORI	Or immediate with A	1	1	1	1	0	1	1	0	7
CPI	Compare immediate with A	1	1	1	1	1	1	1	0	7
ROTATE										
RLC	Rotate A left	0	0	0	0	0	1	1	1	4
RRC	Rotate A right	0	0	0	0	1	1	1	1	4
RAL	Rotate A left through carry	0	0	0	1	0	1	1	1	4
RAR	Rotate A right through carry	0	0	0	1	1	1	1	1	4
SPECIALS									*	
CMA	Complement A	0	0	1	0	1	1	1	1	4
STC	Set carry	0	0	1	1	0	1	1	1	4
CMC	Complement carry	0	0	1	1	1	1	1	1	4
DAA	Decimal adjust A	0	0	1	0	0	1	1	1	4
CONTROL										
EI	Enable Interrupts	1	1	1	1	1	0	1	1	4
DI	Disable Interrupts	1	1	1	1	0	0	1	1	4
NOP	No-operation	0	0	0	0	0	0	0	0	4
HLT	Halt (Power down)	0	1	1	1	0	1	1	0	5
RIM	Read Interrupt Mask	0	0	1	0	0	0	0	0	4
SIM	Set Interrupt Mask	0	0	1	1	0	0	0	0	4

Table 8 Instruction Set Summary cont'd

Notes: (1) DDD or SSS. B 000. C 001. D 010. E 011. H 100. L 101. Memory 110. A 111.

(2) Two possible cycle times, (6/12) indicate instruction cycles dependent on condition flags.