OKI semiconductor

MSM80C35/48 MSM80C39/49 MSM80C40/50

CMOS 8-BIT SINGLE CHIP MICROCONTROLLER

GENERAL DESCRIPTION

The OKI MSM80C48/MSM80C49/MSM80C50 microcontroller is a low-power, high-performance 8-bit single chip device implemented in silicon gate complementary metal oxide semiconductor technology. Integrated within these chips are 8K/16K/32K bits of mask program ROM, 512/1024/2048 bits of data RAM, 27 I/O lines, built-in 8 bit timer/counter, and oscillator. Program memory and data paths are byte wide. Eleven new instructions have been added to the NMOS version's instruction set, thereby optimizing power down, port data transfer, decrement and port float functions

Available in 40-pin plastic DIP (RS) or 44-pin plastic flat packages (GSK).

FEATURES

- Lower power consumption enabled by CMOS silicon gate process
- Completely static operation
- Improved power-down feature
- Minimum instruction cycle 1.36 μs (11 MHz)
 Ψ V_{CC} = +5V ±10%
 11 MHz version of MSM80C40/50 (6 MHz < XTAL1.2 < 11 MHz) is under development.
- Every signal input terminal is provided with a Schmitt circuit, except XTAL1 Pin.
- Every signal output terminal is capable of driving a standard TTL, except XTAL2 Pin.
- 111 instructions
- All instructions are usable even during execution of external ROM instructions.
- Operation facility Addition, logical operations, and decimal adjust
- Program memory (ROM) : 1K × 8 bits

(MSM80C48) : 2K × 8 bits (MSM80C49)

: 4K × 8 bits (MSM80C50)

Data memory (RAM)

: 64 × 8 bits (MSM80C48) : 128 × 8 bits (MSM80C49) : 256 × 8 bits (MSM80C50)


- Two sets of working registers
- External and timer interrupts
- Two test inputs
- Built-in 8-bit timer counter
- Extendable external memory and I/O ports
- Input/output ports : Input/output ports

- 8 bits × 2: Data bus input/output


-8 bits \times 1

- Single-step execution function
- Every signal input terminal is provided with a Schmitt circuit, except XTAL 2 Pin
- Every signal output terminal is capable of driving a standard TTL, except X'tal 2 Pin.
- Wide range of operating voltage, from +2.5V to +6V of VCC.
- High noise margin action
- Two kinds of package; 40-pin plastic DIP and 44-pin plastic flat package
- Compatible with Intel's 8048, 8049 and 8050

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



PIN DESCRIPTION

Designation	Input/Output	Function
P1 o ~ P1 7 (PORT 1)	Input/Output	8-bit quasi-bidirectional port
P2 ₀ ~ P2 ₇ (PORT 2)	Input/Output	8-bit quasi-bidirectional port The high-order four bits of external program memory addresses can be output from P20-P23, to which the I/O expander MSM82C43RS may also be connected.
DB₀ ~ DB ₇ (BUS)	Input/Output	Bidirectional port The low-order eight bits of external program memory address can be output from this port, and the addressed instruction is fetched under the control of PSEN signal. Also, the external data memory address is output, and data is read and written synchronously using RD and WR signals. The port can also serve as either a statically latched output port or a non-latching input port.
TO (Test 0)	Input/Output	The input can be tested with the conditional jump instructions JTO and JNTO. The execution of the ENTO CLK instruction causes a clock output to be generated.
T1	Input	The input can be tested with the conditional jump instructions JT1 and JNT1. The execution of a STRT CNT instruction causes an internal counter input to be activated.
INT (Interrupt)	Input	Interrupt input. If interrupt is enabled, INT input initiates an interrupt. Interrupt is disabled after a reset. Also testable with a JNI instruction. Can be used to terminate the power-down mode. (Active "O" level)
RD (Read)	Output	A signal to read data from external data memory. (Active "0" level)
WR (Write)		A signal to write data to external data memory. (Active "0" level)
ALE Address & Data Latch Clock		This signal is generated in each cycle. It may be used as a clock output. External data memory or external program memory is addressed upon the falling edge. For the external ROM, this signal is used to latch the bus port data upon the ALE signal rise-up after the execution of the OUTL BUS, A instruction.
PSEN Program Store Enable	Output	A signal to fetch an instruction from external program memory (Active "0" level)
RESET	Output	(RESET) input initialize the processor. (Active "0" level) Used to terminate the power-down mode.
SS (Single Step)	Output	A program is executed step by step. This pin can also be used to control internal oscillation when the power-down mode is reset. (Active "0" level)
EA (External Access)	Input	When held at high level, all instructions are fetched from external memory. (Active "1" level)
PROG (Expander Strobe)	Output	This output strobes the MSM82C43RS I/O expander.

• MSM80C35/48, 80C39/49, 80C40/50 +-

PIN DESCRIPTION (CONT.)

Designation	Input/Output	Function
XTAL 1 (Crystal 1)	Input	One side of the crystal input for the internal oscillator. An external source can also be input.
XTAL 2 (Crystal 2)	Output	Other side of Crystal input for internal oscillator.
Vcc	-	Power supply terminal
V _{DD}	-	Standby control input. Normally, "1" level. When set to "0" level, oscillation is stopped and processor goes into standby mode.
VSS	_	GND

Note: The required RESET pulse duration is at least two machine cycles under the condition that the power supply and the oscillator have been stabilized.

ADDED FUNCTIONS OF MSM80C48, MSM80C49 AND MSM80C50

The MSM80C48, MSM80C49 and MSM80C50 basically incorporate the capabilities of Intel's 8048, 8049, and 8050 plus the following new functions:

1. Power-Down Mode Enhancements

1.1 Power-down by software

- Clock (See item 4, "Power-down mode", for details.)
 - a. Crystal-controlled oscillator halt (HLTS instruction)
 - Power requirements can be minimized.
 b. Clock supply halt (HALT instruction)
 - Restart is accomplished without oscillator wait.
- (2) I/O ports (See Table 4-1 and 4-2 for details.)

I/O port floating instructions

Power consumption resulting from inputs/ outputs can be minimized with FLT and FLTT instructions.

Port floating is cancelled by executing FRES instruction, "0" level at INT pin or "0" level at RESET pin.

(3) Six types of power-down can be done by a combination of HLTS/HALT and FLT/FLTT instructions.

1.2 Power-down by hardware (See 4.3, Power-down mode by V_{DD} pln utilization for details.)

Crystal-controlled oscillators can be halted by controlling the V_{DD} terminal, thereby floating all I/O ports for minimum power consumption.

2. Additional Instructions (11)

HLTS MOV A, P2 HALT MOV P1, @ R3 FLT MOV P1 P, @ R3 FLTT DEC @ Rr FRES DJNZ @ R, addr MOV A, P1

3. Improved Uses of BUS P₀ \sim 7, P1 0 \sim 7, P2 0 \sim 7, and SS terminals

3.1 BUS Po ~ 7

The MSM80C48, MSM80C49, and MSM80C50 remove the limitation on the use of OUTL BUS, A instructions during the external ROM access mode by having an independent data latch and external ROM mode address latch in BUS $P_0 \sim 7$.

Consequently, there is no need to relocate bus port instructions when in the external ROM access mode.

3.2 $P1_0 \sim 7$ and $P2_0 \sim 7$

The MSM80C48, MSM80C49 and MSM80C50 are designed to minimize power consumption when P10~7 and P20~7 are used as input/output ports, to maximize the performance of CMOS.

When these ports are used as output ports, the acceleration circuit is actuated only when output data changes from "0" to "1", thus speed-

ing up the rise time of the output signals.

When these ports are used as input ports, the internal pullup resistance becomes approximately 9 k Ω when input data is "1".

The internal pullup resistance rises to approximately 100 k Ω when input data is "0". Thus, a high noise margin can be obtained by selecting the impedance and thus the outflow of current is minimized whenever these ports are used as output or input ports.

3.3 Clock generation control via the SS terminal

When the crystal-controlled oscillator is halted in the HLTS or hardware power-down mode, the \overline{SS} terminal is pulled down by a resistor of $20-50~\text{k}\,\Omega$, while its internal pullup resistor of $200-500~\text{k}\,\Omega$ is isolated from VCC. When the power-down mode is cancelled, the internal resistor of the \overline{SS} terminal is changed from pull-down to pullup. Consequently, the CPU can be halted for any period of time until the crystal-controlled oscillator resumes normal oscillation when a capacitor is connected to the SS terminal.

4. Power-Down Mode

The MSM80C48, MSM80C49, and MSM80C50 power-down mode can be enabled in 2 different ways-through software by a combination of clock control and port floating instructions, and through hardware by control of the V_{DD} pin.

4.1 Software power-down mode

Power-down mode can be done by a combination of the following instructions.

(1) HALT (clock supply halt to control circuit)

Instruction code:

0 0 0 0 0 0 0 1

Description:

Although crystal-controlled oscillator operation is continued, the clock supply to the CPU control circuit is halted and CPU operations suspended. When cancelling this software mode, restart is accomplished without oscillator wait. Timing charts are outlined in Figs. 4-1 and 4-2.

(2) HLTS (oscillation stop)

Instruction code:

1 0 0 0 0 0 1 0

Description:

The oscillator operation is halted and CPU operations suspended in cancelling this power down mode, connecting a capacitor to the SS pin enables a reasonable

MSM80C35/48, 80C39/49, 80C40/50 =-

wait period to be accomplished before normal operation is resumed. [Except in the case of using the RESET pinl

Timing charts are outlined in Figs. 4-3 and 4-4.

(3) FLT (floating P1 o \sim 7, P2 o \sim 7, and BP o \sim 7)

Instruction code:

0 1 0 0 0 1

Description:

	Internal ROM mode	External ROM mode
P1	Floating	Floating
P2	Floating	P2o ~ 3 operation P24 ~ 7 floating
BP	Floating	Operation

Details of IC pin status as a result of executing the FLT instruction are shown in Table 4-1

(4) FLTT (floating of all output pins)

Instruction code:

1 0 0 0 0 1

Description:

	Internal ROM mode	External ROM mode
ALE	Floating	Operation
PSEN	Floating	Operation
PROG	Floating	Floating
WR	Floating	Floating
RD	Floating	Floating
TO OUT	Floating	Floating
P1	Floating	Floating
P2	Floating	P2o ~ 3 operation P24 ~ 7 floating
ВР	Floating	Operation
XTAL	Operation	Operation

Details of IC pin status as a result of executing the FLTT instruction are shown in Table 4-2.

Example 1: Power-down mode accomplished by stopping oscillation.

Setting by execution of HLTS [82H] instruction.

Example 2: Power-down mode accomplished by stopping the clock supply to the CPU control circuit.

O Setting by execution of HALT [01H] instruction.

Example 3: Power-down mode by floating of P10 \sim 7, P20 \sim 7 and BP0 \sim 7, and subsequent stopping of CPU oscillation.

O Setting by first executing the FLT[A2H] instruction and then the HLTS[82H] instruction.

Example 4: Power-down mode by floating P10 \sim 7, P20 \sim 7 and BP0 \sim 7. and then stopping the clock supply to the CPU control circuit.

 Setting by first executing the FLT[A2H] instruction, and then the HALT[01H] instruction.

Example 5: Power-down mode by floating all output pins, followed by stopping oscillation.

 Setting by first executing the FLTT[C2H] instruction followed by execution of the HLTS[82H] instruction.

Example 6: Power-down mode by floating all output pins, followed by stopping of the clock supply to the CPU control circuit.

O Setting by first executing the FLTT[C2H] instruction. followed by execution of the HALT[01H] instruction.

4.2 Cancellation of software power-down mode

The power-down mode status outlined above in examples 1 to 6 can be cancelled by using either the interrupt pin or the RESET pin.

(1) Use of the INT pin during external interrupt enabled mode (i.e. following execution of EN I instruction).

 The clock generator is activated and the CPU started up when a "0" level is applied to the INT pin. If this "0" level is maintained until at least 2 ALE output signals occur, an external interrupt is generated, and execution proceeds from address 3. If, however, the power-down mode has been done during the interrupt processing routine, execution is resumed just after the power-down instruction.

(2) Use of the INT pin during external interrupt disabled mode (i.e. following execution of DIS I instruction or hardware reset)

O The clock generator is activated and the CPU started up when a "0" level is applied to the INT pin. If this "0" level is maintained until at least 2 ALE output signals occur, execution is resumed just after the power-down instruction. Use of the RESET pin

(3)

O The clock generator is activated and the CPU started up when a "0" level is applied to the RESET pin. If this "0" level is maintained until at least 2 ALE output signals occur, the CPU is reset and execution proceeds from address 0. In case cancellation is done in oscillation stop mode, the "0" level must be input to the RESET PIN until oscillation is stabilized.

Table 4-1 Details of Pin Status Following Execution of FLT Instruction

Pin No.	Pin Name	Internal ROM	External ROM			
1P	ТО	Active	Active			
2P	XTAL1	Active	Active			
3P	XTAL2	Active	Active			
4P	RESET	Active	Active			
5P	SS	$200\sim$ 500 k Ω pullup	$200\sim500\mathrm{k}\Omega$ pullup			
6P	INT	Active	Active			
7P	EA	Active	Active			
8P	RD	Active	Active			
9P	PSEN	Active	Active			
10P	WR	Active	Active			
11P	ALE	Active	Active			
12P	DB0	Floating	Active			
13P	DB1	Floating	Active			
14P	DB2	Floating	Active			
15P	DB3	Floating	Active			
16P	DB4	Floating	Active			
17P	DB5	Floating	Active			
18P	DB6	Floating	Active			
19P	DB7	Floating	Active			
20P	V _{SS}	0 [V]	0 [V]			
21P	P20	Floating	Active			
22P	P21	Floating	Active			
23P	P22	Floating	Active			
24P	P23	Floating	Active			
25P	PROG	Active	Active			
26P	V _{DD}	"1" level	"1" level			
27P	P10	Floating	Floating			
28P	P11	Floating	Floating			
29P	P12	Floating	Floating			
30P	P13	Floating	Floating			
31P	P14	Floating	Floating			
32P	P15	Floating	Floating			
33P	P16	Floating	Floating			
34P	P17	Floating	Floating			
35P	P24	Floating	Floating			
36P	P25	Floating	Floating			
37P	P26	Floating	Floating			
38P	P27	Floating	Floating			
39P	T1	Active	Active			
40P	v _{cc}	+2 to +6 [V]	+2 to +6 [V]			

Note: The FLT mode itself is reset by executing the FRES instruction, or supplying "0" level to INT or RESET pin.

Table 4-2 Details of Pin Status Following Execution of FLTT Instruction

Pin No.	Pin Name	Internal ROM	External ROM			
1P	ТО	Floating if output enabled	Floating if output enabled			
2P	XTAL1	Active	Active			
3P	XTAL2	Active	Active			
4P	RESET	Active	Active			
5P	SS	200 to 500 kΩ pullup	200 to 500 k Ω pullup			
6P	INT	Active	Active			
7P	EA	Active	Active			
8P	RD	Floating	Floating			
9P	PSEN	Floating	Active			
10P	WR	Floating	Floating			
11P	ALE	Floating	Active			
12P	DB0	Floating	Active			
13P	DB1	Floating	Active			
14P	DB2	Floating	Active			
15P	DB3	Floating	Active			
16P	DB4	Floating	Active			
17P	DB5	Floating	Active			
18P	DB6	Floating	Active			
19P	DB7	Floating	Active			
20P	V _{SS}	0 [V]	0 [V]			
21P	P20	Floating	Active			
22P	P21	Floating	Active			
23P	P22	Floating	Active			
24P	P23	Floating	Active			
25P	PROG	Floating	Floating			
26P	V _{DD}	"1" level	"1" level			
27P	P10	Floating	Floating			
28P	P11	Floating	Floating			
29P	P12	Floating	Floating			
30P	P13	Floating	Floating			
31P	P14	Floating	Floating			
32P	P15	Floating	Floating			
33P	P16	Floating	Floating			
34P	P17	Floating	Floating			
35P	P24	Floating	Floating			
36P	P25	Floating	Floating			
37P	P26	Floating	Floating			
38P	P27	Floating	Floating			
39P	T1	Active	Active			
40P	Vcc	+2.5 to +6 [V]	+2.5 to +6 [V]			

 $\textbf{Note:} \ \ \textbf{The FLTT mode itself is reset by executing the FRES instruction, or supplying "0" level to \overline{\textbf{INT or RESET}} \ pin.$




Fig. 4-1 HALT [01H] Instruction Execution Timing Chart




Fig. 4-2 HALT [01H] Instruction Execution Timing Chart




Fig. 4-3 HLTS [82H] Instruction Execution Timing Chart




Fig. 4-4 HLTS [82H] Instruction Execution Timing Chart

4.3 Hardware power-down mode

In the MSM80C48, MSM80C49 and MSM80C50, forcing the level at the V_{DD} pin [pin 26] to a "0" during either external ROM or internal ROM mode results in suspension of the oscillator function and subsequent floating (high impedance) of all the I/O pins except the RESET, SS and XTAL 1/2 pins. The CPU is thereby stopped while maintaining internal status. Details of the IC pin status at this time are outlined in Table 4-3.

4.4 Cancellation of hardware power-down mode

(1) Use of RESET pin

- O The clock generator is activated and the CPU started up when a "1" level is applied to the VDD pin while a "0" level is input to the RESET pin. If this "0" level is kept applied to the RESET pin until oscillation become stable, the CPU will be reset and will start executing from address 0. The timing chart is outlined in Fig. 4-5.
- (2) Use of the INT pin during external interrupt enabled status (i.e. following execution of EN I instruction)
- The clock generator is activated and the CPU started up when a "1" level is applied to the V_{DD} pin while a "0" level is applied to the INT pin.

If this "0" level is maintained until at least 2 ALE output signals occur, an external interrupt is generated, and execution starts from address 3.

However, if the power-down mode is started during an interrupt processing routine, execution will be continued on the next instruction after the present instruction. The timing chart is outlined in Fig. 4-6.

- (3) Use of the INT pin during external interrupt disabled mode (i.e. following execution of DIS I instruction or hardware reset)
 - The clock generator is activated and the CPU started up when a "1" level is applied to the Vpp pin while a "0" level is applied to the INT pin. If this "0" level is maintained until at least 2 ALE output signals occur, execution is continued on the next instruction after the present instruction. The timing chart is outlined in Fig. 4-6.

(4) Use of V_{DD} pin only

The clock generator is activated and the CPU started up when a "1" level is applied to the VDD pin while a "1" level is also applied to both the RESET and INT pins. In this case, execution is resumed from the stopped position. The timing chart is outlined in Fig. 4-7.

Table 4-3 Details of Pin Status during Hardware Power-Down Mode

Pin No.	Pin Name	Normal Operation (V _{DD} = "1" level)	Power Down Mode (V _{DD} = "0" level)
1P	ТО	Active	Floating if output enabled
2P	XTAL1	Active	Active
3P	XTAL2	Active	Active
4P	RESET	Active	Active
5P	SS	200 to 500 kΩ pullup	20 to 50 kΩ pulldown
6P	ĪNT	Active	Active
7P	EA	Active	Active
8P	RD	Active	Floating
9P	PSEN	Active	Floating
10P	WR	Active	Floating
11P	ALE	Active	Floating
12P	DBO	Active	Floating
13P	DB1	Active	Floating
14P	DB2	Active	Floating
15P	DB3	Active	Floating
16P	DB4	Active	Floating
17P	DB5	Active	Floating
18P	DB6	Active	Floating
19P	DB7	Active	Floating
20P	V _{SS}	0 [V]	0 [V]
21P	P20	Active	Floating
22P	P21	Active	Floating
23P	P22	Active	Floating
24P	P23	Active	Floating
25P	PROG	Active	Floating
26P	V _{DD}	"1" level	"O" level
27P	P10	Active	Floating
28P	P11	Active	Floating
29P	P12	Active	Floating
30P	P13	Active	Floating
31P	P14	Active	Floating
32P	P15	Active	Floating
33P	P16	Active	Floating
34P	P17	Active	Floating
35P	P24	Active	Floating
36P	P25	Active	Floating
37P	P26	Active	Floating
38P	P27	Active	Floating
39P	T1	Active	Active
40P	V _{CC}	+2 to +6 [V]	+2 to +6 [V]




Fig. 4-5 Hardware Power-Down Mode Timing Chart




Fig. 4-6 Hardware Power-Down Mode Timing Chart




Fig. 4-7 Hardware Power-Down Mode Timing Chart

щ
==
TAB
5
ō
Ě
RUCTI
⊋
F
ङ
=
ဂ္ဂ
ၓ
8
ž
S
₹
တဲ့
2
ŏ
뫋
ธ
Σ
œ
¥
8
ğ
20
ž

		1	1			1	1	1	1	1	1	1	1	1	1		1
					+								-				
	m																
	101																
	-	,			i i					6	ď				\vdash		\vdash
	o - 1	MOVD A, Pp			MOVD Pp.					ORLD Pp,	ANL D Pp,						
4	0 1 1	'															
AD	-				l oi					-							
2	4 0 1	INA, P2			OUTL P2,					ORL P2, # data	ANL P2, # data						
ואסנו	1001	IN A, P1			OUTLP1,					ORL P1, # data	ANL P1, #data						
ONI OC	1 0 0 0	INS A, BUS	INC Br	XCH A, Rr		ORLA, Rr	ANL A, Rr	ADD A, Rr	ADDC A, Rr	ORL BUS, # data	ANL BUS, # data	MOV Rr, A	MOV R, #data	DEC Rr	XRLA, Rr	DJNZ Rr	MOV A, Rr
MISMOCC46/MSMGC48/MSMGCCCCINSINGICTION IABLE	0 1 1 1	DECA	INC A	CLRA	CPLA	SWAP A	DAA	RRCA	RRA		CLRC	CPLC		MOV A, PSW	MOV PSW,	RLA	RLCA
Z /6+0	0 1 1 0		JTFaddr	JNT0 addr	JT0 addr	JNT1 addr	JT1 addr		JF1 addr	JN1 addr	JNZ addr		JF0 addr	JZ addr		JNC addr	JC addr
DOMICI	0 1 0 1	- N	ISIO	EN TCNTI	DIS TCNTI	STRT CNT	STRT T	STOP	ENTO CLK	CLRF0	CLRF0	CLRF1	CPL F1	SEL RB0	SEL RB1	SEL MB0	SEL MB1
2	0 1 0 0	JMP	CALL	dMC	CALL	JMP	CALL	JMP	CALL	JMP	CALL	JMP	CALL	JMP	CALL	JMP	CALL
MOMO	0 0 1 1	ADD A, # data	ADDC A, # data	MOV A, # data		ORL A, # data	ANL A, # data	MOV A, P1 Added	MOV A, P2 Added	RET	RETR	MOVP A, @A	JMPP @A	MOVP1 P,@ R3 Added	XRLA, #data	MOVP3 A, @A	MOVP1, @ R3 Added
	0 0 1 0	OUTL BUS A	JB0 addr		JB1 addr	MOV A, T	JB2 addr	MOV T, A	JB3 addr	HLTS	JB4 addr	FLT Added	JB5 addr	FLTT	JB6 addr	FRES	JB7 addr
	0 0 0 1	HALT	INC @, R1	XCHA@, R1	XCHD A, @R1	ORL A, @R1	ANL A,	ADD A, @ R1	ADDC A, @ R1	MOVX A,	MOVX @ R1, A	MOV ® R1, A	MOV @R1, #data	DEC @R1 Added	XRL A, @R1	DJNZ @R1 Added	MOV A, @R1
	0 0 0 0	NOP	INC @, RO	XCHA@, R0	XCHD A, @R0	ORL A, @R0	ANL A, @RO	ADD A, @ RO	ADDC A, @ RO	MOVX A, @ R0	MOVX @ R0, A	MOV @ Ro, A	MOV @ RO, #data	DEC @R0 Added	XRL A, @R0	DJNZ @R0 DJNZ @R1 Added Added	MOV A, @R0
	Н	0000	000	2 0 0 1 0	3 0 0 1 1	4 0 1 0 0	5 0 1 0 1	9 1 1 0	7 0 1 1 1 1	1000	9	1 0 1 0	1 0 1 1	0 C L	1 1 0 1	1 1 1 0	F 1 1 1

EXPLANATION OF INSTRUCTION SYMBOLS

Symbols are listed below.

A : Accumulator
AC : Auxiliary carry PC : Program counter

addr : 12-bit program memory address or Pp : Port indicator (p = $4 \sim 7$) its part PSW : Program status word

Bb : Bit indicator (b = 0 \sim 7) Rr : Resister indicator (r = 0 \sim 7) BS : Bank switch SP : Stack pointer

BUS : BUS PORT T : Timer

C : Carry TF : Timer flag

 CLK
 : Clock
 T0,T1
 : Test pins T0 and T1

 CNT
 : Counter
 X
 : External RAM

D : 4-bit data # : Symbol denoting immediate data data : 8-bit numerical value @ : Symbol denoting indirect address

DBF : Memory data bank flip-flop (X) : Denotes contents of X

F0, F1 : F0 flag and F1 flag ((X)) : Denotes contents addressed by X

□ : Interrupt : Transference

LIST OF INSTRUCTIONS

Classi-	Mnemonic	Γ		Insi	truct	ion C	ode			Hexa- Byte C	Cycle	Description	
fication	Milemonic	D7	D٥	D۶	D₄	Dз	D2	D٠	Do	decimal	Dyte	Cycle	Description
	ADD A, Rr	0	1	1	0	1	Γ2	۲ı	ro	68~6F	1	1	(AC), (C), (A) ← (A) + (Rr)
	ADD A, @Rr	0	1	1	0	0	0	0	ro	60~61	1	1	(AC), (C), (A) ← (A) + ((Rr))
	ADD A, #data	0 d7	0 d e	0 ds	0 d4	0 da	0 d2	1 dı	1 do	03 Byte 2	2	2	(AC), (C), (A) (A) + data
	ADDC A, Rr	0	1	1	1	1	r ₂	۲ı	ro	78~7F	1	1	$(AC), (C), (A) \leftarrow (A) + (Rr) + (C)$
	ADDC A, @Rr	0	1	1	1	0	0	0	ro	70~71	1	1	$(AC), (C), (A) \leftarrow (A) + ((Rr)) + (C)$
	ADDC A, #data	O d7	0 d e	O ds	1 d4	O ds	0 d2	1 d1	1 do	13 Byte 2	2	2	(AC), (C), (A) (A) + data + (C)
	ANL A, Rr	0	1	0	1	1	L5	۲ı	ro	58~5F	1	1	(A) ← (A) AND (Rr)
ş	ANL A, @Rr	0	1	0	1	0	0	0	ro	50~51	1	1	(A) ← (A) AND ((Rr))
Accumulator operation instructions	ANL A, #data	O d7	1 de	0 ds	1 d4	0 d 3	0 d2	1 d1	1 d o	53 Byte 2	2	2	(A) ← (A) AND data
insi	ORL A, Rr	0	1	0	0	1	r ₂	F 1	ro	48~4F	1	1	(A) ← (A) OR (Rr)
atior	ORL A, @Rr	0	1	0	0	0	0	0	ro	40~41	1	1	(A) ← (A) OR ((Rr))
or oper	ORL A, #data	O d ₇	1 de	0 d s	0 d4	0 d3	0 d₂	1 d1	1 do	43 Byte 2	2	2	(A) ← (A) OR data
ulat	XRLA, Rr	1	1	0	1	1	Γ2	۲ı	ro	D8~DF	1	1	(A) ← (A) XOR (Rr)
E C	XRLA, @Rr	1	1	0	1	0	0	0	ro	D0~D1	1	1	(A) ← (A) XOR ((Rr))
∀	XRL A, #data	1 d7	1 de	0 ds	1 d4	0 d₃	0 d2	1 dı	1 d o	D3 Byte 2	2	2	(A) — (A) XOR data
	INC A	0	0	0	1	0	1	1	1	17	1	1	(A) (A) + 1
	DEC A	0	0	0	0	0	1	1	1	07	1	1	(A) ← (A) – 1
	CLRA	0	0	1	0	0	1	1	1	27	1	1	(A) ←0
	CPL A	0	0	1	1	0	1	1	1	37	1	1	(A) ← (Ā)
	DA A	0	1	0	1	0	1	1	1	57	1	1	Add 6 to bits 0 ~ 3 when contents of accumulator bits 0 ~ 3 exceed 9 or when auxiliary carry (AC) is 1. Then add 6 to bits 4 ~ 7 when the result of adding the carry from the lower 0 ~ 3 exceeds 9, or when carry (C) is 1. Set 1 in the carry flag if an overflow is generated in the end result, or when the carry prior to adjustment is 1.

• MSM80C35/48, 80C39/49, 80C40/50 •-

LIST OF INSTRUCTIONS (CONT.)

Classi-				Inst	ructi	ion C	ode			Hexa-			
fication	Mnemonic	D7	D€	Ds	D4	D₃	D2	D١	D٥	decimal	Byte	Cycle	Description
	SWAP A	0	1	0	0	0	1	1	1	47	1	1	(A ₄ ~ ₇) ≒ (A ₀ ~ ₃)
structions	RL A	1	1	1	0	0	1	1	1	E7	1	1	A ₇ A ₆ A ₅ A ₄ A ₃ A ₂ A ₁ A ₀ Rotate accumula tor contents to the left by 1 bit.
Accumulator operation instructions	RLCA	1	1	1	1	0	1	1	1	F7	1	1	Rotate accumulator contents with carry to the left by 1 bit.
cumulator	RR A	0	1	1	1	0	1	1	1	77	1	1	A ₇ A ₆ A ₅ A ₄ A ₃ A ₂ A ₁ A ₀ Rotate accumulator contents to the right by 1 bit.
¥	RRC A	0	1	1	0	0	1	1	1	67	1	1	Rotate accumulator contents with carry to the right by 1 bit.
	IN A, P1	0	0	0	0	1	0	0	1	09	1	2	(A) ←(P1)
	IN A, P2	0	0	0	0	1	0	1	0	OA	1	2	(A) ← (P2)
	OUTL P1, A	0	0	1	1	1_	0	0	1	39	1	2	(P1) ←(A)
	OUTL P2, A	0	0	1	1	1	0	1	0	ЗА	1	2	(P2) ← (A)
	ANL P1, #data	1 d7	O de	o ds	1 d4	d ₃	0 d₂	٥ d،	1 do	99 Byte 2	2	2	(P1) ← (P1) AND data
	ANL P2, #data	1 d7	O de	0 ds	1 d4	1 d 3	0 d2	1 dı	O do	9A Byte 2	2	2	(P2) ← (P2) AND data
SE SE	ORL P1, #data	1 d7	0 de	0 ds	0 d4	1 da	0 d₂	O dı	1 do	89 Byte 2	2	2	(P1) ← (P1) OR data
Input/output instructions	ORL P2, #data	1 d7	O de	0 ds	O d4	1 ds	O d2	1 dı	O do	8A Byte 2	2	2	(P2) ← (P2) OR data
Ë	INS A, BUS	0	0	0	0	1	0	0	0	08	1	2	(A) ←(BUS)
outp	OUTL BUS, A	0	0	0	0	0	0	1	0	02	1	2	(BUS) ←(A)
Input/	ANL BUS, #data	1 dr	О d в	0 ds	1 d4	1 d ₃	0 d2	0 dı	O do	98 Byte 2	2	2	(BUS) ← (BUS) AND data
	ORL BUS, #data	1 d ₇	0 de	O ds	0 d4	1 d ₃	0 d2	0 d 1	O do	88 Byte 2	2	2	(BUS) ← (BUS) OR data
	MOVD A, Pp	0	0	0	0	1	1	Pı	Ро	OC~OF	1	2	(Ao~3) ← (Pp) p=4~7 (A4~7) ← 0
	MOVD Pp, A	0	0	1	1	1	1	P۱	Po	3C~3F	1	2	(Pp) ←(A ₀ ~ ₃) p=4~7
	ANLD Pp, A	1	0	0	1	1	1	Pι	Ро	9C~9F	1	2	(Pp) ←(Pp) AND (A ₀ ~ ₃) p=4~7
	ORLD Pp, A	1	0	0	0	1	1	Pı	Ро	8C~8F	1	2	(Pp) ←(Pp) OR (Ao~3) p=4~7
	INC Rr	0	0	0	1	1	Γ2	۲ı	ro	18~1F	1	1	(Rr) ← (Rr) + 1
ister ation iction	INC @Rr	0	0	0	1	0	0	0	ro	10~11	1	1	((Rr)) ← ((Rr)) + 1
Register operation instructions	DEC Rr	1	1	0	0	1	Γ2	rı.	ro	C8~CF	1	1	(Rr) ← (Rr) – 1
	DEC @Rr	1	1	0	0	0	0	0	ro	C0~C1	1	1	((Rr)) ← ((Rr)) – 1
anching	JMP addr	a 10				0 as	1 a ₂	0 a1	0 a o	φ4 ∼E4 Byte 2	2	2	(PC ₈ ~1 ₀) ←addr 8~10 (PC ₀ ~7) ←addr 0~7 (PC 11) ← DBF
	JMPP @A	1	0	1	1	0	0	1	1	В3	1	2	(PCo-7) ←((A))

LIST OF INSTRUCTIONS (CONT.)

Classi-	Manualia			Inst	ructi	ion C	ode			Hexa-			Description		
fication	Mnemonic	D7	De	Ds	D₄	Dз	D2	D۱	Do	decimal	Byte	Cycle	Description		
	DJNZ Rr, addr	1 a,	1 86	1 85	0 84	1 as	r2 a2	rı aı	ro ao	E8~EF Byte 2	2	2	$ \begin{array}{ccc} (Rr) & \leftarrow (Rr) - 1 \\ (PC_0 - 7) & \leftarrow \text{addr if } (Rr) = 0 \\ (PC) & \leftarrow (PC) + 2 \text{ if } (Rr) = 0 \end{array} $		
	DJNZ @Rr, addr	1 a7	1 8e	1 85	0 a4	O as	0 a2	O a,	ro ao	E0~E1 Byte 2	2	2	$ \begin{array}{ll} ((Rr)) & \leftarrow ((Rr)) - 1 \\ (PC_0 \sim_7) & \leftarrow \text{addr if } ((Rr)) = 0 \\ (PC) & \leftarrow (PC) + 2 \text{ if } ((Rr)) = 0 \\ \end{array} $		
	JC addr	1 a ₇	1 ae	1 a s	1 a4	0 a 3	1 82	1 a 1	0 a o	F6 Byte 2	2	2	$(PC_0 - 7)$ \leftarrow addr if $C = 1$ $\leftarrow (PC) + 2$ if $C = 0$		
	JNC addr	1 a,	1 ae	1 85	0 a4	0 a3	1 a2	1 a 1	O ao	E6 Byte 2	2	2	$(PC_0 \sim 7)$ \leftarrow addr if $C = 0$ $\leftarrow (PC) + 2$ if $C = 1$		
	JZ addr	1 a,	1 86	0 as	0 a4	0 a3	1 82	1 a1	O ao	C6 Byte 2	2	2	$(PC_0 \sim 7)$ \leftarrow addr if $A = 0$ $\leftarrow (PC) + 2$ if $A \neq 0$		
S.	JNZ addr	1 a,	0 ae	0 a s	1 a4	O as	1 a2	1 a1	O ao	96 Byte 2	2	2	(PC ₀ ~ ₇) ←addr if A ≠ 0 (PC) ←(PC) + 2 if A = 0		
structi	JT0 addr	0 a,	0 as	1 as	1 a4	0 a3	1 a2	1 a1	0 a o	36 Byte 2	2	2	$(PC_0 \sim_7)$ \leftarrow addr if $T0 = 1$ \leftarrow $(PC) + 2$ if $T0 = 0$		
Branching instructions	JNTO addr	0 a,	0 a s	1 as	0 a4	0 83	1 a2	1 a1	0 a o	26 Byte 2	2	2	(PC ₀ ~ ₇) ←addr if T0 = 0 (PC) ←(PC) + 2 if T0 = 1		
Branc	JT1 addr	0 a,	1 86	0 as	1 84	0 a3	1 812	1 a1	0 a o	56 Byte 2	2	2	(PC ₀ → ₇) ←addr if T1 = 1 ←(PC) + 2 if T1 = 0		
	JNT1 addr	0 a,	1 86	O as	0 a4	0 аз	1 a2	1 a 1	O ao	46 Byte 2	2	2	(PC ₀ ~ ₇) ←addr if T ₁ = 0 (PC) ←(PC) + 2 if T ₁ = 1		
	JF0 addr	1 a,	0 a s	1 a s	1 84	0 a 3	1 82	1 81	0 a o	B6 Byte 2	2	2	(PC ₀ ~ ₇) ←addr if F0 = 1 (PC) ←(PC) + 2 if F0 = 0		
	JF1 addr	0 a7	1 a e	1 85	1 a4	O as	1 a2	1 a1	O ao	76 Byte 2	2	2	(PC₀~-7) ←addr if F1 = 1 (PC) ←(PC) + 2 if F1 = 0		
	JTF addr	0 87	0 ae	O as	1 a4	0 a 3	1 a2	1 81	0 a o	16 Byte 2	2	2	(PCo-7) ←addr TF ←O if TF = 1 (PC) ←(PC) + 2 if TF = 0		
	JNI addr	1 a,	0 ae	0 a s	0 a4	O as	1 az	1 a1	0 a o	86 Byte 2	2	2	(PCo~7) ←addr if <u>INT</u> = 0 (PC) ←(PC)+2 if INT = 1		
	JBb addr	b ₂ a ₇	bı ae	bo as	1	0 a ₃	0 a2	1 81	0 a o	12 ~ F2 Byte 2	2	2	(PC₀~₁) —addr if Bb = 1 (PC) —(PC)+2 if Bb =0		
tions	CALL addr	a 10 a7	as as	as as	1 84	0 a3	1 a2	0 a1	0 a o	14 ~ F4 Byte 2	2	2	((SP)) -(PC) + 2, (PSW 4~*) (PCe~10) -addr 8~10 (PC0~7) -addr 0~7 (PC 11) -DBF (SP) -(SP) + 1		
Sub-routine instructions	RET	1	0	0	0	0	0	1	1	83	1	2	(SP) ←(SP) − 1 (PC) ←((SP))		
57.2	RETR	1	0	0	1	0	0	1	1	93	1	2	(SP) ←(SP) − 1 (PC) ←((SP)) (PSW4~7) ←((SP)) INT END		
	CLRC	1	0	0	1	0	1	1	1	97	1	1	(c) ←o		
Ď s	CPL C	1	0	1	0	0	1	1	1	A7	1	1	(C) ←(C)		
Flag operation instructions	CLR F0	1	0	0	0	0	1	0	1	85	1	1	(F0) ←0		
ag op nstru	CPL F0	1	0	0	1	0	1	0	1	95	1	1	(F0) ←(F0)		
ਛੋ.≒	CLRF1	1	0	1	0	0	1	0	1	A5	1	1	(F1) ←0		
	CPLF1	1	0	1	1	0	1	0	1	B5	1	1	(F1) ←(F1)		
sfer	MOV A, Rr	1	1	1	1	1	Г 2	r 1	ro	F8~FF	1	1	(A) ←(Rr)		
Data transfer instructions	MOV A, @Rr	1	1	1	1	0	0	0	ro	F0~F1	1	1	(A) ←((Rr))		
Data	MOV A, #data	O d7	0 de	1 ds	0 d4	0 d3	0 d2	1 d1	1 do	23 Byte 2	2	2	(A) ←data		

• MSM80C35/48, 80C39/49, 80C40/50 •-

LIST OF INSTRUCTIONS (CONT.)

lassi-	Mnemonic			Inst	ructi	ion C	ode			Hexa-	Byte	Cycle	Description
ation		D,	De	Ds	D4	Dз	D2	Dι	Do	decimal	2,.0	0,0.0	2000.ipiio.ii
	MOV Rr, A	1	0	1	0	1	ľ2	Γı	ro	A8~AF	1	1	(Rr) ←(A)
	MOV @Rr, A	1	0	1	0	0	0	0	ro	A0~A1	1	1	((Rr)) ←(A)
	MOV Rr, #data	d ₇	o de	1 ds	d.	1 d 3	Γ2 d₂	ď	ro do	B8~BF Byte 2	2	2	(Rr) ←data
Data transfer instructions	MOV @Rr, #data	d ₇	o de	1 ds	1 d4	O d ₃	0 d₂	o d	ro do	B0~B1 Byte 2	2	2	((Rr)) ←data
	MOV A, PSW	1	1	0	0	0	1	1	1	C7	1	1	(A) ←(PSW)
	MOV PSW, A	1	1	0	1	0	1	1	1	D7	1	1	(PSW) -(A)
	XCH A, Rr	0	0	1	0	1	ľ2	۲ı	ro	28~2F	1	1	(A) ≒(Rr)
inst	XCH A, @Rr	0	0	1	0	0	0	0	ro	20~21	1	1	(A) =((Rr))
sfer	XCHD A, @Rr	0	0	1	1	0	0	0	Гo	30~31	1	1	(Ao~3)≒((Rro~3))
tra	MOVX A, @Rr	1	0	0	0	0	0	0	ro	80~81	1	2	(A) ←((Rr)) External RAM
Date	MOVX @Rr, A	1	0	0	1	0	0	0	ro	90~91	1	2	((Rr)) ←(A) External RAM
	MOVP A, @A	1	0	1	0	0	0	1	1	A3	1	2	(A) ←((PCe~10, A))
	MOVP3 A, @A	1	1	1	0	0	0	1	1	E3	1	2	(A) ←((PCo11, A))
	MOVP1 P, @R3	1	1	0	0	0	0	1	1	СЗ	1	2	(P1) ←(((PC₀~7)←((R3))))
	MOV P1,@R3	1	1	1	1	0	0	1	1	F3	1	2	(P1) ←((R3))
	MOV A, P1	0	1	1	0	0	0	1	1	63	1	1	(A) ←(P1) Latch data
	MOV A, P2	0	1	1	1	0	0	1	1	73	1	1	(A) ←(P2) Latch data
	EN TONTI	0	0	1	0	0	1	0	1	25	1	1	TINT Enable F/F ←1
	DISTONTI	0	0	1	1	0	1	0	1	35	1	1	TINT Enable F/F ←0
	ENI	0	0	0	0	0	1	0	1	05	1	1	EXINT Enable F/F ←1
	DIST	0	0	0	1	0	1	0	1	15	1	1	EXINT Enable F/F ←0
	SEL RBO	1	1	0	0	0	1	0	1	C5	1	1	(BS) ←0
ions	SEL RB1	1	1	0	1	0	1	0	1	D5	1	1	(BS) ←1
E C	SEL MB0	1	1	1	0	0	1	0	1	E5	1	1	(DBF) ←0
ins.	SEL MB1	1	1	1	1	0	1	0	1	F5	1	1	(DBF) ←1
Control instructions	ENTOCLK	0	1	1	1	0	1	0	1	75	1	1	T0 ←1/3 XTAL 1
ŏ	FLT	1	0	1	0	0	0	1	0	A2	1	1	P1, P2, BUS Floating
	FLTT	1	1	0	0	0	0	1	0	C2	1	1	CPU Output Signal Floating
	FRES	1	1	1	0	0	0	1	0	E2	1	1	FLT, FLTT RESET
	HLT	0	0	0	0	0	0	0	1	01	1	1	CPU Control Clock Stop
	HALTS	1	0	0	0	0	0	1	0	82	1	1	XTAL 1-2 Stop
	MOV A, T	0	1	0	0	0	0	1	0	42	1	1	(A) ←(T)
ons	MOV T, A	0	1	1	0	0	0	1	0	62	1	1	(T) —(A)
Timer/counter instructions	STRTT	0	1	0	1	0	1	0	1	55	1	1	(T) ←+32←+15←XTA
instr	STRT CNT	10	1	0	0	0	1	0	1	45	1	1	(T) ←T1 Clock
_	STOP TONT	0	1	1	0	0	1	0	1	65	1	1	(T) Count Stop
Other nstruc- tion	NOP	0	0	0	0	0	0	0	0	00	1	1	(PC) ←(PC) + 1

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Limits	Unit
Supply Voltage	Vcc	Ta = 25°C	-0.3 to 7	٧
Input Voltage	V _I	Ta = 25°C	-0.3 to V _{CC}	V
Storage Temperature	T _{stg}		-55 to +150	°C

OPERATING RANGE

• MSM80C35/48, 80C39/49 ... DC to 11 MHz, VCC = 5V \pm 20% • MSM80C40/50 ... DC to 6 MHz, VCC = 50 \pm 20%

Parameter	Symbol	Conditions	Limits	Unit
Supply Voltage	vcc	fosc = DC~11 MHz*	+2.5 to +6	V
RAM Retention Voltage	V _{CC}		+2 to +6	٧
Ambient Temperature	TA		-40 to +85	°C
Fan Out	N	MOS load	10	
raiiOut	l N	TTL load	1	

^{* 11} MHz version of MSM80C40/50 (6 MHz < XTAL1.2 < 11 MHz) is under development.

• MSM80C35/48, 80C39/49, 80C40/50 •-

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, Ta = -40 \text{ to } +85^{\circ}C)$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	Measuring Circuit		
"L" Input Voltage	VIL		-0.3		0.8	٧			
"H" Input Voltage (1)	VIH		2.2		Vcc	٧	1		
"H" Input Voltage (2)	VIH		3.8		Vcc	٧]		
"L" Output Voltage (3)	VOL	I _{OL} = 2 mA			0.45	٧	_		
"L" Output Voltage (4)	VOL	I _{OL} = 1.6 mA			0.45	٧	1		
"H" Output Voltage (3)	VOH	ΙΟΗ = 400 μΑ	2.4			٧			
"H" Output Voltage (4)	Voн	$I_{OH} = 50 \mu\text{A}$	2.4			٧			
"H" Output Voltage (3)	VOH	I _{OH} = 20 μA	4.2			٧	1		
"H" Output Voltage (4)	Vон	I _{OH} = 10 μA	4.2			٧	7		
Input Leak Current I _{IL}		V _{SS} ≦V _{IN} ≦V _{CC}			±10	μΑ	2		
Output Leak Current (5)	lOL	V _{SS} ≤V _O ≤V _{CC}			±10	μΑ	3		
RESET Pull up R _R Resistance		VIN VIH / VIN VIL	20/500		50/750	kΩ	2		
SS Pull up Resistance (6)	RSS	Oscillation stop/oscillation	20/200		50/500	kΩ			
P1, P2 Pull up Resistance	R _{P1} , P2	V _{IN} ≧V _{IH} / V _{IN} ≦V _{iL}	5/75		15/150	kΩ	3		
		At hardware power down V _{CC} =2V (TA = +25°C) (7)		1	10	μΑ			
		At HLTS execu- tion *V _{CC} =2V (TA = +25°C) (7)		1	10	μΑ			
Power Supply Current	lcc	At HALT (6 MHz)		1.5	3	mA	4		
		At HALT (1 1 MHz) (8)		2.5	5	mA			
		Atexecution (6 MHz)		5	10	mA			
		At execution (11 MHz)(8)		10	20	mA			

Notes: (1) This does not apply to RESET, XTAL1, XTAL2, and V_{DD}.
(2) RESET, XTAL1, XTAL2, V_{DD}
(3) BUS, RD, WR, PSEN, ALE

⁽⁴⁾ Other outputs

⁽⁵⁾ High-impedance state

⁽⁶⁾ This operates as a pull-down resistor when the oscillation is stopped in the HLTS or hardware power-down mode and as a pull-up resistor in other states.

⁽⁷⁾ This does not contain flow out current from I/O Ports and Signal pins.

⁽⁸⁾ MSM80C35/48, 80C39/49

AC CHARACTERISTICS


 $(V_{CC} = 5V \pm 10\%, TA = -40^{\circ}C \text{ to } +85^{\circ}C)$

		Limits					
Parameter	Symbol	11 MH	z Clock	Variable Clock	Unit		
		Min.	Max.	Min.	Max.		
Cycle Time	tcy	1.36		1.36		μS	
ALE Pulse Width	tLL	150		7/30t _{CY} -165		ns	
Address Set up ALE	†AL	70		2/15t _{CY} -110		ns	
Address Hold from ALE	tLA	50		1/15t _{CY} -40		ns	
Bus Port Latch Data Setup to ALE	t _{BL}	110		5/30t _{CY} -115		ns	
Bus Port Latch Data Hold from ALE	tLB	90		3/30t _{CY} -45		ns	
Control Pulse Width (PSEN, RD, and WR)	tcc	300		6/15t _{CY} -245		ns	
Data Setup before WR	tDW	250		6/15t _{CY} -295		ns	
Data Hold after WR	twD	40		2/15t _{CY} -140		ns	
Data Hold after RD	t _{DR}	0	100	0	100	ns	
PSEN, RD to Data-in	t _{RD}		200		5/15tCY-250	ns	
Address Setup to WR	t _{AW}	200		6/15t _{CY} -345		ns	
Address Setup to Data-in	t _{AD}		400		8/15tCY-325	ns	
Address Float to RD, PSEN	tAFC	0		0		ns	
Port Control Setup to PROG	tCP	100		2/15t _{CY} -80		ns	
Port Control Hold from PROG	tPC	60		4/15t _{CY} -300		ns	
PROG to P2 Input Valid	t _{PR}	_	650		9/15t _{CY} -165	ns	
Output Data Setup	t _{DP}	200		6/15tCY-345		ns	
Output Data Hold	tPD	20		3/15t _{CY} -250		ns	
Input Data Hold from PROG	tpF	0	150	0	150	ns	
PROG Pulse Width	tpp	700		10/15tCY-205		ns	
Port 2 I/O Setup to ALE	t _{PL}	150		9/30t _{CY} -255		ns	
Port 2 I/O Hold from ALE	t _{LP}	20		3/30t _{CY} -115		ns	

Note: Control output: Bus output:


 $C_L = 80 \text{ pF}$ $C_L = 150 \text{ pF [for 20 pF (t_{WD})]}$

MSM80C49 OPERATION GUARANTEE RANGE




^{* 11} MHz version of MSM80C40/50 is under development

TIMING CHART
Instruction Fetch (from external program memory)




Read (from external data memory)




• MSM80C35/48, 80C39/49, 80C40/50 •


Write (to external memory)



4 low-order bits input/output of port 2 when expanded I/O is used



MEASUREMENT CIRCUIT



Notes: (1) This is repeated for each specified input pin.

(2) This is repeated for each specified output pin.

(3) Input logic for setting the specified state.