

OKI semiconductor

MSM5128RS

2048-WORD x 8-BIT C-MOS STATIC RAM


GENERAL DESCRIPTION

MSM5128RS is a 2048-word 8-bit CMOS static RAM featuring 5V power supply operation and direct TTL coupling for inputs and outputs. And since the circuitry is completely static, external clock and refreshing operations are unnecessary, making this device very easy to employ. MSM5128RS is also a CMOS silicon gate device which requires very little power during standby (maximum standby current of 50 μ A) when there is no chip selection. Stored data is retained if the power voltage drops to 2V, thereby enabling battery back-up.

A byte system is adopted, and since there is pin compatibility with ultra-violet erasable type programmable ROMs, this device is ideal for use as a peripheral memory for microcomputers and data terminal units etc. In addition, \overline{CS} and \overline{OE} signals enable OR ties with the output terminals of other chips, thereby facilitating simple memory expansion and bus line control etc.

FEATURES

- Single 5V Supply
- Battery Back-up at 2V
- Operating temperature range $T_a = -30^\circ\text{C}$ to $+85^\circ\text{C}$
- Low Power Dissipation
 - Standby; 275 μ W MAX
 - Operation; 200 mW TYP
- High Speed (Equal Access and Cycle Time)
 - MSM5128-12/15/20; 120 ns/150 ns/200 ns MAX
- Direct TTL Compatible. (Input and Output)
- 3-State Output
- Pin Compatible with
 - 16K EPROM (MSM2716)
 - 16K NMOS SRAM (MSM2128)



■ STATIC RAM · MSM5128RS ■

TRUTH TABLE

Mode	\overline{CS}	\overline{WE}	\overline{OE}	I/O Operation
Standby	H	X	X	High Z
Read	L	H	H	High Z
	L	H	L	DOUT
Write	L	L	X	DIN

X : H or L

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit	Conditions
Supply Voltage	V _{CC}	-0.3 to 7.0	V	Respect to GND
Input Voltage	V _{IN}	-0.3 to V _{CC} + 0.3	V	
Operating Temperature	T _{opr}	-30 to 85	°C	
Storage Temperature	T _{stg}	-55 to 150	°C	
Power Dissipation	P _D	1.0	W	

RECOMMENDED OPERATING CONDITION

Item	Symbol	Min.	Typ.	Max.	Unit	Conditions
Supply Voltage	V _{CC}	4.5	5	5.5	V	5V ± 10%
	V _{SS}		0		V	
Data Storage Supply Voltage	V _{CCH}	2	5	5.5	V	
Input Voltage	V _{IH}	2.2		V _{CC} + 0.3	V	
	V _{IL}	-0.3		0.8	V	
Output Load	C _L			100	pF	
	TTL			1		

■ STATIC RAM · MSM5128RS ■

DC CHARACTERISTICS

($V_{CC} = 5V \pm 10\%$, $T_a = -30^\circ C$ to $+85^\circ C$)

Item	Symbol	MSM5128-12			MSM5128-15			MSM5128-20			Unit	Test Condition
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
Input Leakage Current	I_{LI}	-1		1	-1		1	-1		1	μA	$V_{IN} = 0$ to V_{CC}
Output Leakage Current	I_{LO}	-1		1	-1		1	-1		1	μA	$\overline{CS} + V_{IH}$ or $\overline{OE} = V_{IH}$ $V_{I/O} = 0$ to V_{CC}
Output Voltage	V_{OH}	2.4			2.4			2.4			V	$I_{OH} = -1$ mA
	V_{OL}			0.4			0.4			0.4	V	$I_{OL} = 4$ mA (5128/12) $I_{OL} = 2.1$ mA (5128-15/20)
Standby Supply Current	I_{CCS}		0.1	50		0.1	50		0.1	50	μA	$\overline{CS} = V_{CC} - 0.2V$ $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
	I_{CCS1}		3	7		3	7		3	7	mA	$\overline{CS} = V_{IH}$ $t_{cyc} = \text{Min. cycle}$
Operating Supply Current	I_{CCA}		40	60		37	55		35	50	mA	Min. $T_a = 0 \sim 85^\circ C$
			40	67		37	62		35	57	mA	cycle $T_a = -30 \sim 85^\circ C$

AC CHARACTERISTICS

Test Condition


Item	Conditions
Input Pulse Level	$V_{IH} = 2.2V$, $V_{IL} = 0.8V$
Input Rise and Fall Times	10 ns
Input and Output Timing Reference Level	1.5V
Output Load	$C_L = 100$ pF, 1 TTL Gate

READ CYCLE

($V_{CC} = 5V \pm 10\%$, $T_a = -30^\circ$ to $+85^\circ C$)

Item	Symbol	MSM5128-12		MSM5128-15		MSM5128-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	t_{RC}	120		150		200		ns
Address Access Time	t_{AC}		120		150		200	ns
Chip Select Access Time	t_{CO}		120		150		200	ns
Output Enable to Output Valid	t_{OE}		80		100		120	ns
Chip Selection to Output Active	t_{CX}	10		15		20		ns
Output Hold Time From Address Change	t_{OHA}	10		15		20		ns
Output 3-state from Deselection	t_{OTD}	0	50	0	50	0	60	ns

READ CYCLE




WRITE CYCLE

($V_{CC} = 5V \pm 10\%$, $T_a = -30^\circ C$ to $+85^\circ C$)

Item	Symbol	MSM5128-12		MSM5128-15		MSM5128-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	t_{WC}	120		150		200		ns
Address to Write Setup Time	t_{AS}	15		20		20		ns
Write Time	t_W	70		90		120		ns
Write Recovery Time	t_{WR}	15		20		20		ns
Data Setup Time	t_{DS}	50		60		80		ns
Data Hold from Write Time	t_{DH}	5		10		10		ns
Output 3-State from Write	t_{OTW}		50		50		60	ns

- Notes:**
1. A Write Cycle occurs during the overlap of a low \overline{CS} and a low \overline{WE} .
 2. \overline{OE} may be both high and low in a Write Cycle.
 3. t_{AS} is specified from \overline{CS} or \overline{WE} , whichever occurs last.
 4. t_W is an overlap time of a low \overline{CS} and a low \overline{WE} .
 5. t_{WR} , t_{DS} and t_{DH} are specified from \overline{CS} or \overline{WE} , whichever occurs first.
 6. t_{OTW} is specified by the time when DATA OUT is floating, not defined by output level.
 7. When I/O pins are Data output mode, don't force inverse signal to those pins.


WRITE CYCLE



LOW V_{CC} DATA RETENTION CHARACTERISTICS

($T_a = -30^\circ\text{C}$ to $+85^\circ\text{C}$, unless otherwise noted)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
V_{CC} for Data Retention	V_{CCH}	2			V	$V_{IN} = 0V$ or V_{CC}
Data Retention Current	I_{CCH}		0.05	20	μA	$V_{CC} = 2V$ $V_{\overline{CS}} = V_{CC}$ $V_{IN} = 0V$ or V_{CC}
\overline{CE} to Data Retention Time	t_{SU}	0			ns	
Operation Recovery Time	t_R	t_{RC}			ns	



CAPACITANCE

($T_a = 25^\circ\text{C}$, $f = 1\text{ MHz}$)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Input/Output Capacitance	$C_{I/O}$			8	pF
Input Capacitance	C_{IN}			6	pF

Note: This parameter is periodically sampled and not 100% tested.