262,144 BY 9 BIT DYNAMIC RAM MODULE

GENERAL DESCRIPTION


The Oki MSC2304YS9/KS9 is a fully decoded, 262,144 words \times 9 bit NMOS dynamic random access memory composed of nine 256K DRAMs in plastic leaded chip carrier (MSM41256JS). The mounting of nine PLCCs together with nine 0.2 μ F decoupling capacitors on a 30 pin glass epoxy Single-In-Line Package provides any application where high density and large capacity of storage memory are required. The electrical characteristics of the MSC2304YS9/KS9 are quite same as the original MSM41256JS; each timing requirements are noncritical, and power supply tolerance is very wide.

FEATURES


- 262,144 word × 9 bit Organization
- Single +5V Supply (10% Tolerance)
- 30-Pin Socket Insertable Module
- Refresh Period ... 4ms (256 cycles)
- All Inputs, Outputs, Clocks Fully TTL compatible
- 3-States Outputs
- Common CAS Control for Eight Common Data-In and Data-Out Lines

FUNCTIONAL BLOCK DIAGRAM

- Separate CAS Control for One Separate Pair of Data-In and Data-Out Lines
- Row Access Time; 120ns max. (MSC2304-12YS9/KS9) 150ns max. (MSC2304-15YS9/KS9)
- Low Power Dissipation; 3465mW max. (MSC2304-12YS9/KS9) 3218mW max. (MSC2304-15YS9/KS9)
- Operating Temperature ... 0°C to 70°C



PIN ASSIGNMENT



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	VIN, VOUT	-1 to +7	v
Voltage on V $_{CC}$ supply relative to V $_{SS}$	Vcc	-1 to +7	v
Operating temperature	T _{opr}	0 to 70	°C
Storage temperature	T _{stg}	-40 to +125	°C
Power dissipation	PD	9	w
Short circuit output current		50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DYNAMIC RAM · MSC2304YS9/KS9 =-

Parameter	Symbol	Min.	Тур.	Max.	Unit	Operating temperature
Supply Voltage	vcc	4.5	5.0	5.5	v	
	V _{SS}	0	0	0	v	
Input High Voltage, all inputs	VIH	2.4		6.5	v	- 0°C to +70°C
Input Low Voltage, all inputs	VIL	-1.0		0.8	v	

RECOMMENDED OPERATING CONDITIONS (Referenced to V_{SS})

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	120ns MODULE		150ns MODULE		
		Min.	Max.	Min.	Max.	Unit
Operating Current* Average power supply current (RAS, CAS cycling; t _{RC} = min.)	ICC1		630		585	mA
Standby Current Power supply current (RAS = CAS = V _{IH})	ICC2		45		45	mA
Refresh Current Average power supply current (RAS cycling, CAS = V _{IH} ; t _{RC} =min.)	ССЗ		495		450	mA
Page Mode Current* Average power supply current (RAS = V _{IL} , CAS cycling; tp _C =min.)	ICC4		495		450	mA
Input Leakage Current Input leakage current, any input $(0V \le V_{IN} \le 5.5V$, all other pins not under test = 0V)	IL1	-90	90	-90	90	μA
Output Leakage Current (Data out is disabled, $0V \le V_{OUT} \le 5.5V$)	IL0	-10	10	10	10	μA
Output Levels Output high voltage $(I_{OH} = -5mA)$ Output low voltage $(I_{OL} = 4.2mA)$	V _{OH} V _{OL}	2.4	0.4	2.4	0.4	v v

Note*: I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.

CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance (A ₀ ~ A ₈)	C _{IN1}	40	70	pF
Input Capacitance (RAS, CAS, WE)	C _{IN2}	40	75	pF
Data Input/Output Capacitance (DQ)	CDQ	7	20	pF
Input Capacitance (CAS9)	C _{IN3}	5	10	pF
Input Capacitance (D9)	C _{IN4}	4	10	pF
Output Capacitance (Q9)	COUT	4	15	pF

Capacitance measured with Boonton Meter.

AC CHARACTERISTICS


Parameter	Symbol	Units	MSC2304-12YS/ KS		MSC2304-15YS/ KS		
	Symbol		Min.	Max.	Min.	Max.	Note
Refresh period	tREF	ms		4		4	
Random read or write cycle time	tRC	ns	230		260		
Page mode cycle time	^t PC	ns	125		145		
Access time from RAS	^t RAC	ns		120		150	4,6
Access time from CAS	tCAC	ns		60		75	5,6
Output buffer turn-off delay	tOFF	ns	0	40	0	40	
Transition time	tT	ns	3	50	3	50	
RAS precharge time	tRP	ns	100		100		
RAS pulse width	tRAS	ns	120	10,000	150	10,000	
RAS hold time	tRSH	ns	60		75		
CAS precharge time	tCP	ns	55		60		
CAS pulse width	tCAS	ns	60	10,000	75	10,000	
CAS hold time	tCSH	ns	120		150		

AC CHARACTERISTICS (CONT.)

Parameter	Symbol	Units	MSC2304- 12YS/KS		MSC2304- 15YS/KS		Note
			Min.	Max.	Min.	Max.	
RAS to CAS delay time	^t RCD	ns	25	60	25	75	7
CAS to RAS precharge time	tCRP	ns	0		0		
Row Address set-up time	tASR	ns	0		0		
Row Address hold time	^t RAH	ns	15		20		
Column Address set-up time	tASC	ns	0		0		
Column Address hold time	tСАН	ns	30		35		
Column Address hold time reference to RAS	t _{AR}	ns	90		110		
Read command set-up time	^t RCS	ns	0		0		
Read command hold time	^t RCH	ns	0		0		
Write command set-up time	twcs	ns	0		0		
Write command hold time	twch	ns	40		45		
Write command hold time referenced to RAS	tWCR	ns	100		120		
Write command pulse width	tWP	ns	40		45		
Write command to RAS lead time	^t RWL	ns	40		45		
Write command to CAS lead time	tCWL	ns	40		45		
Data-in set-up time	tDS	ns	0		0		
Data-in hold time	^t DH	ns	40		45		
Data-in hold time referenced to RAS	^t DHR	ns	100		120		


- NOTES: 1) An initial pause of 100 μs is required after power-up followed by any 8 RAS cycles (Examples; RAS only) before proper device operation is achieved.
 - 2) AC measurements assume $t_T = 5 \text{ ns.}$
 - 3) VIH (Min.) and VIL (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VIL.
 - 4) Assumes that t_{RCD} < t_{RCD} (max.). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the values shown.
 - 5) Assumes that tRCD < tRCD (max.)
 - 6) Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 - 7) Operation within the tRCD (max.) limit insures that tRAC (max.) can be met. tRCD (max.) is specified as a reference point only; if tRCD is greater than the specified tRCD (max.) limit, then access time is controlled exclusively by tCAC.

READ CYCLE TIMING




WRITE CYCLE TIMING

(EARLY WRITE)




RAS ONLY REFRESH TIMING


(CAS: VIH, WE & DIN: Don't care)




PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE



HIDDEN REFRESH



FUNCTIONAL DESCRIPTION

Address Inputs:

A total of eighteen binary input address bits are required to decode any 1 of 262144 storage cell locations within the MSC2304. Nine row-address bits are established on the input pins (A₀ ~ A₈) and latched with the Row Address Strobe (RAS). The Nine column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS, CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the addresses to column-addresses.

Write Enable:

The read mode or write mode is selected with the WE input. A logic high (1) on WE dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

Data Input:

Data is written into the MSC2304 during a write. The last falling edge of \overline{WE} or \overline{CAS} is a strobe for the Data In (D_{IN}) register. In a write cycle, if \overline{WE} is brought low (write mode) before \overline{CAS} , D_{IN} is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} .

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until \overline{CAS} is

brought low. In a read cycle, the output is valid after t_{RAC} from transition of \overline{RAS} when t_{RCD} (Max.) is satisfied, or after t_{CAC} from transition of \overline{CAS} when the transition occurs after t_{RCD} (Max.). Data remain valid until \overline{CAS} is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Page Mode:

Page-mode operation permits strobing the row-address into the MSC2304 while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.


Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses ($A_0 \sim A_7$) at least every four milliseconds. During refresh, either V_{IL} or V_{IH} is permitted for A₈. RAS only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low. Strobing each of 256 row-addresses with RAS will cause all bits in each row to be refreshed. Further RAS-only refresh results in a substantial reduction in power dissipation.

Hidden Refresh:

RAS ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.

Hidden Refresh is performed by holding CAS as VIL from a previous memory read cycle.



DYNAMIC RAM · MSC2304YS9/KS9 -

MSC2304YS9/KS9 (SIP/SIM) DERATING CURVE

