# MM54HC123A,MM74HC123A

MM54HC123A MM74HC123A Dual Retriggerable Monostable Multivibrator



Literature Number: SNOS349A

National Semiconductor

# MM54HC123A/MM74HC123A Dual Retriggerable Monostable Multivibrator

### **General Description**

**Connection Diagram** 

The MM54/74HC123A high speed monostable multivibrators (one shots) utilize advanced silicon-gate CMOS technology. They feature speeds comparable to low power Schottky TTL circuitry while retaining the low power and high noise immunity characteristic of CMOS circuits.

Each multivibrator features both a negative, A, and a positive, B, transition triggered input, either of which can be used as an inhibit input. Also included is a clear input that when taken low resets the one shot. The 'HC123 can be triggered on the positive transition of the clear while A is held low and B is held high.


The 'HC123A is retriggerable. That is it may be triggered repeatedly while their outputs are generating a pulse and the pulse will be extended.

Pulse width stability over a wide range of temperature and supply is achieved using linear CMOS techniques. The out-

put pulse equation is simply:  $\text{PW}=(\text{R}_{\text{EXT}})$  (C<sub>EXT</sub>); where PW is in seconds, R is in ohms, and C is in farads. All inputs are protected from damage due to static discharge by diodes to  $V_{CC}$  and ground.

#### **Features**

- Typical propagation delay: 25 ns
- Wide power supply range: 2V-6V
- Low quiescent current: 80 µA maximum (74HC Series)
- Low input current: 1 μA maximum
- Fanout of 10 LS-TTL loads
- Simple pulse width formula T = RC
- Wide pulse range: 400 ns to  $\infty$  (typ)
- Part to part variation: ±5% (typ)
- Schmitt Trigger A & B inputs enable infinite signal input rise and fall times.



н

Л

ப

ப

- □\_F One Low Level Pulse
- X = Irrelevant

©1995 National Semiconductor Corporation TL/F/5206

L

1

н

н

L

Л

П

П

Х

н

н

↑

Х

L

 $\downarrow$ 

RRD-B30M105/Printed in U. S. A.

January 1988

### Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage (V<sub>CC</sub>)

DC Input Voltage (VIN)

Power Dissipation (P<sub>D</sub>) (Note 3)

S.O. Package only

Lead Temperature (T<sub>L</sub>)

(Soldering 10 seconds)

DC Output Voltage (V<sub>OUT</sub>)

Clamp Diode Current (I<sub>IK</sub>, I<sub>OK</sub>)

DC Output Current, per pin (I<sub>OUT</sub>)

DC V<sub>CC</sub> or GND Current, per pin (I<sub>CC</sub>)

Storage Temperature Range (T<sub>STG</sub>)

-0.5V to +7.0V

 $\pm$  20 mA

 $\pm 25 \text{ mA}$ 

 $\pm$  50 mA

600 mW

500 mW

260°C

-1.5V to  $V_{CC}\!+\!1.5V$ 

-0.5V to V<sub>CC</sub>+0.5V

 $-65^\circ\text{C}$  to  $+150^\circ\text{C}$ 

## **Operating Conditions**

Min 2	<b>Max</b> 6	Units V
0	$V_{CC}$	V
-40	+85	°C
-55	+125	°C
	1000	ns
	500	ns
	400	ns
	2 0 -40	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$

### DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> =	25°C	74HC T <sub>A</sub> = -40 to 85°C	54HC T <sub>A</sub> = - 55 to 125°C	Units
				Typ Guaranteed Limits				
V <sub>IH</sub>	Minimum High Level Input Voltage		2.0V 4.5V 6.0V		1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V V V
V <sub>IL</sub>	Maximum Low Level Input Voltage		2.0V 4.5V 6.0V		0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V V V
V <sub>OH</sub>	Minimum High Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 20 \ \mu A$	2.0V 4.5V 6.0V	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 4.0 \text{ mA}$ $ I_{OUT}  \le 5.2 \text{ mA}$	4.5V 6.0V	4.2 5.7	3.98 5.48	3.84 5.34	3.7 5.2	V V V
V <sub>OL</sub>	Maximum Low Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 20 \ \mu A$	2.0V 4.5V 6.0V	0 0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 4 \text{ mA}$ $ I_{OUT}  \le 5.2 \text{ mA}$	4.5V 6.0V	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4	V V V
I <sub>IN</sub>	Maximum Input Current (Pins 7, 15)	$V_{IN} = V_{CC}$ or GND	6.0V		±0.5	±5.0	±5.0	μA
I <sub>IN</sub>	Maximum Input Current (all other pins)	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μΑ
ICC	Maximum Quiescent Supply Current (standby)	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \ \mu A$	6.0V		8.0	80	160	μΑ
ICC	Maximum Active Supply Current (per monostable)	$V_{IN} = V_{CC}$ or GND R/C <sub>EXT</sub> = 0.5V <sub>CC</sub>	2.0V 4.5V 6.0V	36 0.33 0.7	80 1.0 2.0	110 1.3 2.6	130 1.6 3.2	μA mA mA

Note 1: Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation Temperature Derating:

Plastic "N" Package: -12mW/°C from 65°C to 85°C

Ceramic "J" Package: -12mW/°C from 100°C to 125°C.


Note 4: For a power supply of 5V  $\pm$  10% the worst-case output voltages (V<sub>DH</sub>, V<sub>DL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst-case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub>=5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst-case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and  $I_{\mbox{\scriptsize OZ}}$  occur for CMOS at the higher voltage and so the 6.0V values should be used.

Symbol	Parameter	Conditions	Тур	Limit	Units
t <sub>PLH</sub>	Maximum Trigger Propagation Delay A, B or Clear to Q		22	33	ns
t <sub>PHL</sub>	Maximum Trigger Propagation Delay A, B or Clear to $\overline{Q}$		25	42	ns
t <sub>PHL</sub>	Maximum Propagation Delay, Clear to Q		20	27	ns
t <sub>PLH</sub>	Maximum Propagation Delay, Clear to $\overline{Q}$		22	33	ns
t <sub>W</sub>	Minimum Pulse Width, A, B or Clear		14	26	ns
t <sub>REM</sub>	Minimum Clear Removal Time			0	ns
t <sub>WQ</sub> (MIN)	Minimum Output Pulse Width	C <sub>EXT</sub> =28 pF R <sub>EXT</sub> =2 kΩ	400		ns
t <sub>WQ</sub>	Output Pulse Width	C <sub>EXT</sub> =1000 pF R <sub>EXT</sub> =10 kΩ	10		μs

# AC Electrical Characteristics $C_L = 50 \text{ pF} t_r = t_f = 6 \text{ ns}$ (unless otherwise specified)

Symbol	Parameter	Conditions		vcc	T <sub>A</sub> =25°C		74HC T <sub>A</sub> = -40 to 85°C	54HC T <sub>A</sub> = - 55 to 125°C	Units
•							Guaranteed	l Limits	-
t <sub>PLH</sub>	Maximum Trigger Propagation Delay, A, B or Clear to Q			2.0V 4.5V 6.0V	77 26 21	169 42 32	194 51 39	210 57 44	ns ns ns
t <sub>PHL</sub>	Maximum Trigger Propagation Delay, A, B or Clear to $\overline{Q}$			2.0V 4.5V 6.0V	88 29 24	197 48 38	229 60 46	250 67 51	ns ns ns
t <sub>PHL</sub>	Maximum Propagation Delay Clear to Q			2.0V 4.5V 6.0V	54 23 19	114 34 28	132 41 33	143 45 36	ns ns ns
t <sub>PLH</sub>	Maximum Propagation Delay Clear to $\overline{Q}$			2.0V 4.5V 6.0V	25	116 36 29	135 42 34	147 46 37	ns ns ns
t <sub>W</sub>	Minimum Pulse Width A, B, Clear		5	2.0V 4.5V 6.0V	57 17 12	123 30 21	144 37 27	157 42 30	ns ns ns
t <sub>REM</sub>	Minimum Clear Removal Time			2.0V 4.5V 6.0V		0 0 0	0 0 0	0 0 0	ns ns ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Rise and Fall Time			2.0V 4.5V 6.0V	8	75 15 13	95 19 16	110 22 19	ns ns ns
<sup>t</sup> WQ(MIN)	Minimum Output Pulse Width	C <sub>EXT</sub> =28 pF R <sub>EXT</sub> =2 kΩ R <sub>EXT</sub> =6 kΩ (V <sub>C</sub>	<sub>C</sub> =2V)	2.0V 4.5V 6.0V	450				μs ns ns
t <sub>WQ</sub>	Output Pulse Width	$C_{EXT} = 0.1 \ \mu F$ $R_{EXT} = 10 \ k\Omega$	Min Max	5.0V 5.0V	1	0.9 1.1	0.86	0.85	ms ms
C <sub>IN</sub>	Maximum Input Capacitance (Pins 7 & 15)		Ivian	0.01	12	20	20	20	pF
C <sub>IN</sub>	Maximum Input Capacitance (other inputs)				6	10	10	10	pF
C <sub>PD</sub>	Power Dissipation Capacitance	(Note 5)			70				pF

Note 5:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} V_{CC} f + I_{CC}$ .



As shown in *I-igure 1* and the logic diagram before an input trigger occurs, the one shot is in the quiescent state with the Q output low, and the timing capacitor  $C_{EXT}$  completely charged to  $V_{CC}$ . When the trigger input A goes from  $V_{CC}$  to GND (while inputs B and clear are held to  $V_{CC}$ ) a valid trigger is recognized, which turns on comparator C1 and N-

channel transistor N1  $\odot$ . At the same time the output latch is set. With transistor N1 on, the capacitor  $C_{EXT}$  rapidly discharges toward GND until  $V_{REF1}$  is reached. At this point the output of comparator C1 changes state and transistor N1 turns off. Comparator C1 then turns off while at the same time comparator C2 turns on. With transistor N1 off, the capacitor  $C_{EXT}$  begins to charge through the timing re-

sistor, R<sub>EXT</sub>, toward V<sub>CC</sub>. When the voltage across C<sub>EXT</sub> equals V<sub>REF2</sub>, comparator C2 changes state causing the output latch to reset (Q goes low) while at the same time disabling comparator C2. This ends the timing cycle with the monostable in the quiescent state, waiting for the next trigger.

A valid trigger is also recognized when trigger input B goes from GND to V<sub>CC</sub> (while input A is at GND and input clear is at V<sub>CC</sub> ©). The 'HC123A can also be triggered when clear goes from GND to V<sub>CC</sub> (while A is at GND and B is at V<sub>CC</sub> ©).

It should be noted that in the quiescent state  $C_{EXT}$  is fully charged to  $V_{CC}$  causing the current through resistor  $R_{EXT}$  to be zero. Both comparators are "off" with the total device current due only to reverse junction leakages. An added feature of the 'HC123A is that the output latch is set via the input trigger without regard to the capacitor voltage. Thus, propagation delay from trigger to Q is independent of the value of  $C_{EXT}, R_{EXT}$ , or the duty cycle of the input waveform.

#### **RETRIGGER OPERATION**

The 'HC123A is retriggered if a valid trigger occurs <sup>(3)</sup> followed by another trigger <sup>(3)</sup> before the Q output has returned to the quiescent (zero) state. Any retrigger, after the timing node voltage at the R/C<sub>EXT</sub> pin has begun to rise from V<sub>REF1</sub>, but has not yet reached V<sub>REF2</sub>, will cause an increase in output pulse width T. When a valid retrigger is initiated <sup>(3)</sup>, the voltage at the R/C<sub>EXT</sub> pin will again drop to V<sub>REF1</sub> before progressing along the RC charging curve

toward  $V_{CC}.$  The Q output will remain high until time T, after the last valid retrigger.

Because the trigger-control circuit flip-flop resets shortly after C<sub>X</sub> has discharged to the reference voltage of the lower reference circuit, the minimum retrigger time, t<sub>rr</sub> is a function of internal propagation delays and the discharge time of C<sub>X</sub>:


$$t_{rr} \approx 20 + \frac{187}{V_{CC} - 0.7} + \frac{565 + (0.256 \, V_{CC}) \, C_X}{[V_{CC} - 0.7]^2}$$


Another removal/retrigger time occurs when a short clear pulse is used. Upon receipt of a clear, the one shot must charge the capacitor up to the upper trip point before the one shot is ready to receive the next trigger. This time is dependent on the capacitor used and is approximately:

$$t_{rr} = 196 + \frac{640}{V_{CC} - 0.7} + \frac{522 + (0.3 V_{CC}) C_X}{(V_{CC} - 0.7)^2} ns$$

#### RESET OPERATION

These one shots may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse on clear sets the reset latch and causes the capacitor to be fast charged to V<sub>CC</sub> by turning on transistor Q1 <sup>(6)</sup>. When the voltage on the capacitor reaches V<sub>REF2</sub>, the reset latch will clear and then be ready to accept another pulse. If the clear input is held low, any trigger inputs that occur will be inhibited and the Q and  $\overline{\rm Q}$  outputs of the output latch will not change. Since the Q output is reset when an input low level is detected on the Clear input, the output pulse T can be made significantly shorter than the minimum pulse width specification.





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
		a O a Al a a m	

**TI E2E Community Home Page** 

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated