National Semiconductor

MM54C941/MM74C941 Octal Buffers/Line Receivers/ Line Drivers with TRI-STATE® Outputs


General Description

These octal buffers and line drivers are monolithic complementary MOS (CMOS) integrated circuits with TRI-STATE® outputs. These outputs have been specially designed to drive highly capacitive loads such as busoriented systems. These devices have a fan-out of 6 low power Schottky loads. When $V_{CC} = 5V$ inputs can accept true TTL high and low logic levels.

TRI-STATE is a registered trademark of National Semiconductor Corp.

Features

- Wide supply voltage range (3V to 15V)
- Low power consumption
- TTL compatibility (Improved on the inputs)
- High capacitive load
- TRI-STATE® outputs
- Input protection
- 20-pin dual-in-line package
- High output drive



Absolute Maximum Ratings (Note 1)					
Voltage at Any Pin	0.3 V to V_{CC} + 0.3 V				
Operating Temperature Range					
MM54C941	-55°C to +125°C				
MM74C941	-40 °C to +85 °C				
Storage Temperature Range	-65°C to + 150°C				
Package Dissipation	500 mW				
Operating V _{CC} Range	3.0 V to 15 V				
V _{cc}	18 V				
Lead Temperature (Soldering, 10 seconds)	300 °C				

Vcc Lead Temperature (Soldering, 10 seconds)

DC Electrical Characteristics Min/max limits apply across temperature range, unless otherwise noted.

	Parameter	Conditions	Min.	Тур.	Max.	Units
	CMOS to CMOS			I		
VIN(1)	Logical "1" Input Voltage	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$	2.5 8.0			V V
V _{IN(0)}	Logical "0" Input Voltag e	V _{CC} = 5.0V V _{CC} = 10V			0.8 2.0	v v
V _{OUT(1)}	Logical "1" Output Voltag e	$V_{CC} = 5.0 V, I_{O} = -10 \mu A$ $V_{CC} = 10 V, I_{O} = -10 \mu A$	4.5 9.0			v v
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5.0 V$, $I_{O} = +10 \mu A$ $V_{CC} = 10 V$, $I8 = +10 \mu A$			0.5 1.0	V V
I _{IN(1)}	Logical "1" Input Current	$V_{CC} = 15 V, V_{IN} = 15 V$		0.005	1.0	μA
I _{IN(0)}	Logical "0" Input Current	$V_{CC} = 15 V, V_{IN} = 0 V$	-1.0	-0.005		μA
Icc	Supply Current	$V_{CC} = 15 V$		0.05	300	μA
	Tristate Leakage	$V_{CC} = 15V, V_{OUT} = 0V \text{ or } 15V$			±3.0	μA
	CMOS/TTL Interface	·····		· ·		·
V _{IN(1)}	Logical "1" Input Voltage	54C, $V_C = 4.5V$ 74C, $V_{CC} = 4.75V$	V _{CC} - 2.5 V _{CC} - 2.5			v v
V _{IN(0)}	Logical "0" Input Voltage	54C, $V_{CC} = 4.5 V$ 74C, $V_{CC} = 4.75 V$			0.8 0.8	v v
Vout(1)	Logical "1" Output Voltage	54C, $V_{CC} = 4.5V$, $I_O = -450 \mu A$ 74C, $V_{CC} = 4.75V$, $I_O = -450 \mu A$ 54C, $V_{CC} = 4.5V$, $I_O = -2.2 m A$ 74C, $V_{CC} = 4.75V$, $I_O = -2.2 m A$	$V_{CC} - 0.4 \\ V_{CC} - 0.4 \\ 2.4 \\ 2.4 \\ 2.4$			V V V V
V _{OUT(0)}	Logical "0" Output Voltage	54C, $V_{CC} = 4.5V$, $I_0 = +2.2mA$ 74C, $V_{CC} = 4.75V$, $I_0 = +2.2mA$			0.4 0.4	v v
	Output Drive (See 54C/7	4C Family Characteristics Data Sheet)		· · · · · · · · · · · · · · · · · · ·		
ISOURCE	Output Source Current (P-Channel)	$V_{CC} = 5.0V, V_{OUT} = 0V$ $T_A = 25^{\circ}C$	- 14.0	- 30.0		mA
ISOURCE	Output Source Current (P-Channel)	$V_{CC} = 10 V, V_{OUT} = 0 V$ $T_A = 25^{\circ}C$	- 36.0	- 70.0		mA
I _{SINK}	Output Sink Current (N-Channel)	$V_{CC} = 5.0 V, V_{OUT} = V_{CC}$ $T_A = 25^{\circ}C$	+ 12.0	+20.0		mA
I _{SINK}	Output Sink Current (N-Channel)	$V_{CC} = 10 V, V_{OUT} = V_{CC}$ $T_{A} = 25^{\circ}C$	+48.0	+70.0		mA

AC Electrical Characteristics $T_A = 25^{\circ}C$, $C_L = 50 \text{ pF}$, unless otherwise specified.						
	Parameter	Conditions	Min.	Тур.	Max.	Units
t _{pd1} , t _{pd0}	Propagation Delay (Data IN TO OUT)	$ \begin{array}{c} V_{CC} = 5.0 V, C_L = 50 pF \\ V_{CC} = 10 V, C_L = 50 pF \\ V_{CC} = 5.0 V, C_L = 150 pF \\ V_{CC} = 10 V, C_L = 150 pF \end{array} $		70 35 90 45	140 70 160 90	ns ns ns ns
t _{IH} , t _{OH}	Propagation Delay Output Disable to Logic Level (from High Impedance State) (from a Logic Level)	$\begin{split} R_L &= 1 k \Omega, \ C_L &= 50 p F \\ V_{CC} &= 5.0 V \\ V_{CC} &= 210 V \end{split}$		100 55	200 110	ns ns
t _{H1} , t _{H0}	Propagation Delay Output Disable to Logic Level (from High Impedance State)	$R_L = 1 k\Omega, C_L = 50 pF$ $V_{CC} = 5.0 V$ $V_{CC} = 10 V$		100 55	200 110	ns ns
t _{THL} , t _{TLH}	Transition Time			50 30 80 50	100 60 160 100	ns ns ns ns
C _{PD}	Power Dissipation Capacitance (Output Enabled per Buffer) (Output Disabled per Buffer)	(See Note 3)		100 10		pF pF
C _{IN}	Input Capacitance (Any Input)	(See Note 2) V _{IN} = 0V, f = 1MHz T _A = 25°C		10		pF
Co	(Output Capacitance) (Output Disabled)	$V_{IN} = 0v, f = 1MHz,$ $T_A = 25^{\circ}C$		10		pF

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Truth Table


OD1	OD2	Input	Output
0	0	0	0
0	0	1	1
0	1	Х	Z
1	0	Х	Z
1	1	х	Z

1 = High
0 = Low
X = Don't Care
Z = TRI-STATE®


2-61

÷


MM54C941/MM74C941



Applications



×.



2-63