

MM58241 High Voltage Display Driver

General Description

The MM58241 is a monolithic MOS integrated circuit utilizing CMOS metal gate low threshold P- and N-channel devices. It is available both in 40-pin molded dual-in-line packages or as dice. The MM58241 is particularly suited for driving high voltage (60V max) vacuum fluorescent (VF) displays (e.g., a 32-digit alphanumeric or dot matrix display).

Applications

- COPS™ or microprocessor-driven displays
- Instrumentation readouts
- Industrial control indicator
- Digital clock, thermostat, counter, voltmeter
- Word processor text displays
- Automotive dashboards

Features

- Direct interface to high voltage display
- Serial data input
- No external resistors required
- Wide display power supply operation
- LSTTL compatible inputs
- Software compatible with NS display driver family
- Compatible with alphanumeric or dot matrix displays
- Display blanking control input
- Simple to cascade

Block Diagram




FIGURE 1

TL/F/5600-1

Units

v

°C

Max

5.5

-25

+85

4.5

-55

-40

Absolute Maximum Ratings

if Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Input Pin Voltage at Any Display Pin V_{DD} + 0.3V to V_{SS} - 0.3V

 V_{DD} to $V_{DD}-62.5V$

V_{DD} + |V_{DIS}|

62.5V

Storage Temperature

-65°C to +150°C

Power Dissipation at +25°C

Operating Conditions

Supply Voltage (V_{DD})

Display Voltage (VDIS)

Temperature Range

 $V_{SS} = 0V$

Molded DIP Package, Board Mount Molded DIP Package, Socket Mount

2.28W* 2.05W**

Junction Temperature

130°C

Lead Temperature

(Soldering, 10 sec.)

260°C

DC Electrical Characteristics

 $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$. $V_{DD} = 5\text{V} \pm 0.5\text{V}$, $V_{SS} = 0\text{V}$ unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Unite
I _{DD} I _{DIS}	Power Supply Currents	$V_{\text{IN}} = V_{\text{SS}}$ or V_{DD} , $V_{\text{SS}} = 0$ V, V_{DIS} Disconnected $V_{\text{DD}} = 5.5$ V, $V_{\text{SS}} = 0$ V, $V_{\text{DIS}} = -55$ V All Outputs Low			150 10	μA mA
	Input Logic Levels DATA IN, CLOCK ENABLE, BLANK	-				
V _{IL} V _{IH}	Logic '0' Logic '1'	(Note 1)	2.4		0.8	>>
V _{OL} V _{OH} V _{OH}	Data Output Logic Levels Logic '0' Logic '1' Logic '1'	I _{OUT} = 400 μA I _{OUT} = -10 μA I _{OUT} = -500 μA	V _{DD} - 0.5		0.4	v v
ĮIV	Input Currents DATA IN, CLOCK ENABLE, BLANK	$V_{IN} = 0V \text{ or } V_{DD}$	-10	·	10	μА
C _{IN}	Input Capacitance DATA IN, CLOCK ENABLE, BLANK				15	рF
	Display Output Impedances	$V_{DD} = 5.5V, V_{SS} = 0V$				
R _{OFF}	Output Off (Figure 3a)	$V_{DIS} = -25V$ $V_{DIS} = -40V$ $V_{DIS} = -55V$	60 70 80		400 550 650	kΩ kΩ kΩ
R _{ON}	Output On (Figure 3b)	V _{DIS} = -25V V _{DIS} = -40V V _{DIS} = -55V		3.0 2.6 2.3	4.0 3.7 3.4	kΩ kΩ kΩ
V _{DOL}	Display Output Low Voltage	$V_{DD} = 5.5V$, $I_{OUT} = Open Circuit$, $-55V \le V_{DIS} \le -25V$	V _{DIS}		V _{DIS} + 4	٧

Note 1: 74LSTTL $V_{OH} = 2.7V \otimes I_{OUT} = -400 \mu A$, TTL $V_{OH} = 2.4V \otimes I_{OUT} = -400 \mu A$.

^{*}Molded DIP Package, Board Mount, $\theta_{JA} = 46$ °C/W, Derate 21.7 mW/°C above +25°C.

^{**}Molded DIP Package, Socket Mount, $\theta_{JA} = 51$ °C/W, Derate 19.6 mW/°C above +25°C.

AC Electrical Characteristics T_A = -40°C to +85°C, V_{DD} = 5V ±0.5V

Symbol	Parameter	Conditions	Min	Тур	Max	Units
	Clock Input	(Notes 3 and 4)	1	1.114.08		150
fc	Frequency	(A)		1	800	kHz
tH	High Time	# Ti	300	}		ns
tլ	Low Time		300	ì	Ì	ns
	Data Input					
tos	Set-Up Time		100			ns
t _{DH}	Hold Time		100	L l	2000	ns
	Enable Input		_	-		
tes	Set-Up Time	i i	100	l l	i i	ns
tEH	Hold Time		100			ns
	Data Output	C _L = 50 pF				
	CLOCK Low to Data Out	l i			500	ns
t _{CDO}	Time	!		1,1	6.3	


Note 2: For timing purposes, the signals ENABLE and BLANK can be considered to be totally independent of each other.

TL/F/5600-2

Note 3: AC input waveform specification for test purposes: t_f , $t_f \le 20$ ns, f = 800 kHz, $50\% \pm 10\%$ duty cycle.

Note 4: Clock input rise and fall times must not exceed 5 µs.

Connection Diagrams




Top View

FIGURE 2

Order Number MM58241N or MM58241V See NS Package Number N40A or V44A

Plastic Chip Carrier



Top View

Functional Description

This product is specifically designed to drive multiplexed or non-multiplexed high voltage alphanumeric or dot matrix vacuum fluorescent (VF) displays. Character generation is done externally in the microprocessor, with a serial data path to the display driver. The MM58421 uses three signals, DATA IN, CLOCK and ENABLE, where ENABLE acts as an external load signal. Display blanking can be achieved by means of the BLANKING CONTROL input, and a logic '1' will turn off all sections of the display. A block diagram of the MM58241 is shown in Figure 1.

Figure 2 shows the pinout of the MM58241 device, where output 1 (pin 18) is equivalent to bit 1, i.e., the first bit of data

to be loaded into the shift register following ENABLE high. A logic '1' at the input will turn on the corresponding display digit/segment/dot output.

A significant reduction in discrete board components can be achieved by use of the MM58241, because external pull-down resistors are not required. Due to the nature of the output stage, both its on and off impedance values vary as a function of the display voltage applied. However, *Figures 3a* and *3b* show that this output impedance will remain constant for a fixed value of display voltage.

Functional Description (Continued)

Figure 4 demonstrates the critical timing requirements between CLOCK and DATA IN for the MM58241.


To clear (reset) the display driver at power on or any time, the following flushing routine may be used. With the enable signal high, clock in 32 zeroes. Drive the enable signal low and the display will be blank. It is recommended to clear the driver at power on.


In Figure 5, the ENABLE signal acts as an envelope, and only while this signal is at a logic '1' does the circuit accept CLOCK input signals. Data is transferred and shifted in the internal shift register on the rising clock edge, i.e., '0'-'1' transition. When the ENABLE signal goes low, the contents of the shift registers are latched, and the display will show

new data. During data transfer, the display will show old data. DATA OUT is also provided on the MM58241, being output on the falling edge. At any time, the display may be blanked under processor control, using the BLANKING CONTROL input.


Figure 6 shows a schematic diagram of a microprocessorbased system where the MM58241 is used to provide the grid drive for a 32-digit 5 x 7 dot matrix vaccum fluorescent (VF) display. The anode drive in this example is provided by another member of the high voltage display driver family, namely the MM58248, which does not require an externally generated load signal.

TL/F/5600-5





Timing Diagrams



For the purposes of AC measurements, $V_{IH} = 2.4V$, $V_{IL} = 0.8V$.

FIGURE 4. Clock and Data Timings

Timing Diagrams (Continued)




FIGURE 5. MM58241 Timings (Data Format)

TL/F/5600-6

Typical Application




FIGURE 6. Microprocessor-Controlled Word Processor