National Semiconductor

MM54C989/MM74C989 64-Bit (16 × 4) TRI-STATE[®] RAM

General Description

The MM54C989/MM74C989 is a 16-word by 4-bit random access read/write memory. Inputs to the memory consist of 4 address lines, 4 data input lines, a write enable line and a memory enable line. The 4 binary address inputs are decoded internally to select each of the 16 possible word locations. An internal address register latches the address information on the positive to negative transition of the memory enable input. The 4 TRI-STATE data output lines working in conjunction with the memory enable input provides for easy memory expansion.

Address Operation: Address inputs must be stable t_{SA} prior to the positive to negative transition of memory enable. It is thus not necessary to hold address information stable for more than t_{HA} after the memory is enabled (positive to negative transition of memory enable).

Note. The timing is different than the DM7489 in that a positive to negative transition of the memory enable must occur for the memory to be selected.

Write Operation: Information present at the data inputs is written into the memory at the selected address by bringing write enable and memory enable low. Read Operation: The complement of the information which was written into the memory is non-destructively read out at the 4 outputs. This is accomplished by selecting the desired address and bringing memory enable low and write enable high.

When the device is writing or disabled the output assumes a TRI-STATE $^{\odot}$ (Hi-Z) condition.


Features

- Wide supply voltage range 3.0V to 5.5V
 Guaranteed noise margin 1.0V
 High noise immunity 0.45 V_{CC} (typ.)
 Low power TTL fan out of 2
- Low power TTL fan out of 2 compatibility driving 74L Input address register
- Low power consumption 250 nW/package (typ.) @ V_CC = 5V

140 ns (typ.) at V_{CC} = 5V

- Fast access time
- TRI-STATE output

Logic and Connection Diagrams



4-29

Voltage at Any Pin

Package Dissipation Absolute Maximum V_{CC}

Lead Temperature (Soldering, 10 seconds)

Absolute Maximum Ratings (Note 1)

Operating Conditions

		MIN	MAX	UNITS
-0.3V to V _{CC} + 0.3V	Supply Voltage (V _{CC})			
500 mW	MM54C989	4.7	5.5	v
7.0V	MM74C989	4.75	5.25	v
) 300°C	Temperature (T _A)			
	MM54C989	-55	+125	°C
	MM74C989	-40	+85	°C
	Operating V _{CC} Range		3.0	V to 5.5V
	Standby V _{CC} Range		1.5	V to 5.5V

DC Electrical Characteristics MM54C989/MM74C989

(Min/max limits apply across the temperature and power supply range indicated).

	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
VIN(1)	Logical "1" Input Voltage	-	V _{CC} -1.5			V
VIN(0)	Logical "O" Input Voltage				0.8	v
lin(1)	Logical "1" Input Current	V _{IN} = 5V		0.005	1	μA
^I IN(0)	Logical "0" Input Current	V _{IN} = 0	-1	-0.005		μA
VOUT(1)	Logical "1" Output Voltage	I _O =360 μA I _O =150 μA	2.4 V _{CC} -0.5			v v
VOUT(0)	Logical "O" Output Voltage	l _O = 360 μA			0.4	v
÷	Output Current in High Impedance State	V _O = 5V V _O = 0	-1	0.005 0.005	1	μΑ μΑ
lcc	Supply Current (Active)	ME = 0, V _{CC.} = 5V		0.05	150	μA
	Supply Current (Stand-By)	ME = 5V			3	μA

AC Electrical Characteristics MM54C989/MM74C989

 $T_A = 25^{\circ}C$, $V_{CC} = 5V$, $C_L = 50 \text{ pF}$

	PARAMETER	MIN	ТҮР	MAX	UNITS
tACC	Access Time From Address		140	500	ns
tPD	Propagation Delay From ME		110	360	ns
tSA	Address Input Set-Up Time	140	30		ns
tHA	Address Input Hold Time	20	15		ns
tME	Memory Enable Pulse Width	200	80		ns
tME	Memory Enable Pulse Width	400	100		ns
tSD	Data Input Set-Up Time	0	-00		ns
tHD	Data Input Hold Time	30	20		ns
tWE	Write Enable Pulse Width	140	70		ns
t1H, tOH	Delay to TRI-STATE [®] , $C_L = 5 \text{ pF}$, $R_L = 10k$, (Note 4)		100	200	ns
CAPACITANCE	E X				
CIN	Input Capacity, Any Input, (Note 2)	÷	5		pF
COUT	Output Capacity, Any Output, (Note 2)		8		pF
CPD	Power Dissipation Capacity, (Note 3)		350		pF

AC Electrical Characteristics (Continued)

MM54C989: $T_A = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = 4.5V$ to 5.5V. $C_L = 50 \text{ pF}$ MM74C989: $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = 4.75V$ to 5.25V. $C_L = 50 \text{ pF}$

PARAMETER		MM54C989		MM74C989		UNITS
		MIN	MAX	MIN	MAX	01113
^t ACC	Access Time From Address		500		, 620	ns
^t PD1, ^t PD0	Propagation Delay From ME		350		430	ns
^t SA	Address Input Set-Up Time	150		140		ns
^t HA	Address Input Hold Time	50		60		ns
tME	Memory Enable Pulse Width	250		310	2	ns
tME	Memory Enable Pulse Width	520		400		ns
tSD	Data Input Set-Up Time	0		0		ns
tHD	Data Input Hold Time	60		50	8	ns
tWE	Write Enable Pulse Width	220		180		ns
t1H, t0H	Delay to TRI-STA TE [®] , (Note 4)		200		200	ns

MM54C989/MM74C989

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.


Note 3: CpD determines the no load AC power consumption for any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.

Note 4: See AC test circuit for t1H, t0H.


Truth Table

ME	WE	OPERATION	CONDITION OF OUTPUTS
 L	L	Write	TRI-STATE
L	н	Read	Complement of Selected Word
н	L	Inhibit, Storage	TRI-STATE
н	н	Inhibit, Storage	TRI-STATE

AC Test Circuits



MM54C989/MM74C989



7

Note 1: MEMORY ENABLE must be brought high for t_{ME} ns between every address change. Note 2: $t_r = t_f = 20$ ns for all inputs.