


MOS 4-Digit Counter/Display Decoder

MOSTEK

FUNCTIONAL DIAGRAM



GENERAL DESCRIPTION

The MK 5002/5/7 P is an ion-implanted, P-channel MOS four-decade synchronous counter with latches, multiplexing circuits, and a read-only memory programmed for seven-segment outputs and BCD outputs. In addition, many on-chip control circuits provide flexibility of use with a minimum of external components.

The MK 5002/5/7 P provides a means of counting up to 9999, transferring the count into latches without interrupting the counting operation, and supplying the latched information to the outputs one decade at a time. Scanning is controlled by the Scan Input which increments a one-of-four counter on its negative edge, thereby scanning the latches from MSD (Most Significant Digit) to LSD (Least Significant Digit).

Low threshold voltages for input DTL/TTL compatibility are achieved through Mostek's ion-implantation process. Enhancement mode, as well as depletion-mode, devices are fabricated on the chip, allowing it to operate from a single +5V power supply. Depletion-mode technology also allows the entire circuit to operate on less than 25 mW of power.

The functional diagram shows all options available on the MK 5002 P MOS/LSI. Other members of this family which are different pin-outs of this same chip are the MK 5005 P and MK 5007 P. The MK 5005 P is supplied in a 24 pin package and does not include the BCD outputs. The MK 5007 P is supplied in a 16 pin package. (See the pin diagrams for these members of the counter/display decoder family.)

TRUTH TABLES

INPUT TRUTH TABLE	
Input	Logic Condition to Activate
Count	Negative Edge
Reset	0
Transfer	0
Scan	1 (Negative Edge increments Digit Select Counter)
True/Complement	1 = True Data 0 = Complementary Data
Decimal Point	0
Blanking	0
Decimal Point Left or Right	1 = Left 0 = Right

7-SEGMENT & BCD OUTPUTS TRUTH TABLE									
Digit	Scan	DISPLAY SEGMENT							BCD
		a	b	c	d	e	f	g	
									MSB 2 ² 2 ¹ LSB
0	1	0	0	0	0	0	0	1	1 1 1 1
1	1	1	0	0	1	1	1	1	1 1 1 0
2	1	0	0	1	0	0	1	0	1 1 0 1
3	1	0	0	0	0	1	1	0	1 1 0 0
4	1	1	0	0	1	1	0	0	1 0 1 1
5	1	0	1	0	0	1	0	0	1 0 1 0
6	1	0	1	0	0	0	0	0	1 0 0 1
7	1	0	0	0	1	1	1	1	1 0 0 0
8	1	0	0	0	0	0	0	0	0 1 1 1
9	1	0	0	0	0	1	0	0	0 1 1 0
X	0	1	1	1	1	1	1	1	1 1 1 1

True/Complement = Logic 1

TRUTH TABLE, OTHER OUTPUTS		
Output	True Logic State	Time of Occurrence
Digit Select Outputs	1	One-of-four, following Scan Input rising edge; all off when Scan Input is low.
Overflow Latch	0	Occurs on the 10,000 th Count Input following a reset. Remains true until an external reset is accomplished.
Count Extend	1	Occurs each time the counter state attains 9,999 count. Remains true only until the next Count Input or Reset occurs (when the counter returns to 0,000).

RECOMMENDED OPERATING CONDITIONS

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
T _A	Operating Temperature Range	0		75	°C	
V _{SS}	Supply Voltage	4.5		7.5	V	1, 2
V _{GG}	Supply Voltage	V _{DD}		-13.2	V	1, 2

ELECTRICAL CHARACTERISTICS

(V_{SS} = +5V ± 5%; V_{GG} = V_{DD} = 0 V; 0° C ≤ T_A ≤ 70° C unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
D. C. CHARACTERISTICS	V _{IL}		V _{DD}	V _{DD} +0.8	V	
	V _{IH}	V _{SS} -1	V _{SS}	V _{SS} +0.3	V	3
	I _{SS}		2.5	5.0	mA	4, Inputs open
	I _{GG}		0.2	0.5	mA	V _{GG} = -12V
	C _{in}		3	10	pF	T _A = 25°C; f = 1MHz; V _{IN} = V _{SS}
	I _{IL}			1.6 1.6 1.0 1.0	mA mA μA mA	5 5
	I _{OL}	0.5			mA	6, V _{GG} = -12V
	I _{OH}	0.5			mA	6, V _{GG} = -12V
	V _{OL}			V _{DD} +0.2	V	4
	V _{OH}	V _{SS} -0.2			V	4
DYNAMIC CHARACTERISTICS	f _{CI}	DC		250	KHz	
	f _{SI}	DC		50	KHz	
	t _{RD}			15	μs	
	t _{PW}	Logic 0 Pulse Width, Reset Input	1.0		μs	
		Count Input	1.0		μs	
		Scan Input	10.0		μs	
		Transfer Input	2.5		μs	
	t _{PH}	Logic 1 Time, Count Input	3.0		μs	
		Scan Input	10.0		μs	
	t _{SD}	Scan to Output Disable Time, Digit Select Outputs		15	μs	7
		All Data Outputs		15	μs	7
	t _{SE}	Scan to Output Enable Time, Digit Select Outputs		15	μs	8
		All Data Outputs		15	μs	8
	t _{CE}	Count Input to Count Extend Delay to 1 or 0		15	μs	9
	t _{OF}	Count Input to Overflow Delay (On)		15	μs	9
	t _{ROF}	Reset Input to Overflow Delay (Off)		5	μs	

NOTES:

- V_{DD} = 0 V
- V_{SS}/V_{GG} differential no more than 25 V.
- Internal pull-up resistors (approx 10 K Ohm) are provided at all inputs other than Count Input, Scan Input, & Decimal Point Input.
- V_{GG} = -12V ± 10%. Outputs open.
- Measurement made at V_I = V_{DD} + 0.4 V. This condition is sufficient to represent a logic 0 and hold off or override the internal oscillators. Maximum current at V_I = +0.4V is 1.6 mA. 400 μA source current at V_{SS}-1.0 is sufficient to represent a logic 1 and hold off or override the internal oscillators.
- I_{OL} measured at V_O = V_{SS} - 0.75 V. I_{OH} measured at V_O = V_{DD} + 0.75 V. (See MK 5002 P Application Note for output characteristics.)
- Delay measured from the negative edge of the Scan Input.
- Delay measured from the rising edge of the Scan Input.
- Delay measured from the negative edge of the Count Input.

Special
Products

DESCRIPTION OF OPERATION

(Further information on the operation of Mostek's family of 4-digit Counter/Decoders may be found in the MK 5002 P Application Report.)

COUNTER LOGIC & TIMING

The Decade counters are *synchronously* incremented on the negative edge of the Count Input. The internal oscillator on this input may be overridden by an external signal source or may be allowed to oscillate at a frequency set by a single capacitor tied to this input from the V_{SS} or V_{DD} supply. In systems with considerable noise, better oscillator stability exists when the capacitor is tied to V_{SS} .

SCAN CONTROL LOGIC & TIMING

The Digit Select Counter is incremented by a negative edge on the Scan Input. During the time the Scan Input is at 0, the 7-segment and Digit Select outputs are forced off and the complement BCD outputs are forced to logic 1. (See Truth Tables) This remains until the Scan Input returns to logic 1.

The Digit Select Counter is a one-of-four counter, scanning from MSD (Most Significant Digit) to LSD (Least Significant Digit), enabling one quad latch output at a time, and presenting a logic 1 to the corresponding Digit Select output.

The internal oscillator on this input may be overridden by an external signal source or may be allowed to oscillate at a frequency set by a single capacitor tied to this input from the V_{SS} or V_{DD} supply. In systems with considerable noise, better oscillator stability exists when the capacitor is tied to V_{SS} .

TRANSFER LOGIC & TIMING

While the Transfer input is a logic 0, data in the decade counters is transferred to the static storage latches. This input may be left at 0 for a continuous transfer-and-display mode, or may be pulsed periodically to store only on command.

Termination of a transfer command occurs internally when the input is taken to a logic 1 and the next Count Input negative edge occurs. This allows asynchronous Count and Transfer operation since the transfer is terminated prior to incrementing the counters. This means that a Count Input negative edge must follow a Transfer command before a Reset is applied to prevent transfer of invalid data. An external Reset Command must be delayed at least one Count Input negative edge following a Transfer. External transfer should terminate at least $1\ \mu s$ prior to this Count negative edge and Reset should occur no sooner than $1\ \mu s$ following that edge.

RESET CONTROL

The decade counters are reset to 0,000 when the Reset Input is at logic 0. The Reset Input at logic 0 also forces the Scan to the MSD output and resets the Overflow Latch output to a logic 1 (if previously latched to a logic 0). It maintains this condition as long as the logic 0 is present at the Reset Input and overrides all other associated inputs. As indicated previously, the decade counters should not be reset until a transfer has been terminated.

Since the Reset Input resets the Scan Counter to MSD the scan rate must be much faster than the reset rate to allow the lesser significant digits to be enabled. Therefore, F_{Scan} must be much greater than four times F_{Reset} .

Ideally, the Reset pulse should also be made narrow, to prevent its duration from causing the MSD to be ON much longer than the other digits and thus appear to be brighter.

LEADING ZERO BLANKING

At the start of each MSD to LSD scan, blanking of leading zeros occurs until the first non-zero number occurs in the display or the Decimal Point Input is clocked. Any number following will be displayed. Leading zero blanking does not affect the BCD outputs or the LSD in the display which is displayed even if zero. The LSD output resets the blanking circuitry to begin blanking zeros in the next scan cycle.

The Decimal Point Input pin should be brought to logic 0 at the time the character is enabled that contains the decimal point. The first non-zero number or the Decimal Point Input signal in the scan cycle puts the blanking circuitry in the unblanking mode. If the Reset In (forces the Scan Counter to the MSD) occurs when the circuit is in the unblanked mode the first complete MSD to LSD scan will be done in the unblanked mode. This could result in a dimly displayed leading zero. A simple solution to this problem would be to force the Blanking Input low during a reset and release it only after an LSD has occurred.

Leading zero blanking may be inhibited by wiring the Decimal Point Input to ground. The MK 5007 P does not have a pin for Decimal Point Input and therefore does not have leading zero blanking.

OTHER INPUTS

The Blanking Input at logic 0 forces the 7-segment outputs to the off-state and the BCD to the equivalent of the number zero. This condition is maintained on a DC basis as long as the Blanking Input is 0. The Digit Select outputs continue to operate at the scan rate as described.

A True/Complement control inverts both BCD and 7-segment outputs when at logic 0. Depending upon the display used, combinations of the Blanking Input and True/Complement Control can be chosen to give a lamp test.

The Decimal Point Left or Right control allows the use of displays with the decimal point physically located on the left or right of the numeral. Logic 1 is decimal-point-right. In the right mode, even though the Decimal point input is clocked, unblanking is delayed until the following digit is enabled.



OUTPUTS

All output buffers on the MK 5002 family are push-pull. A negative power supply terminal, V_{GG} , is provided to increase the drive capabilities of these output buffers. Since the V_{GG} supply is connected only to these output buffers, it has no effect on any other device characteristics.


Output characteristics are covered in the MK 5002 Application Report which illustrates the effects of V_{GG} with current to be expected at various output voltages.

The outputs are designed to drive directly to the base of common-emitter transistors, so that output voltage is clamped or maintained at a potential where the MK 5002 P is able to sink or source its greater amount of current.



The MK 5002/5/7P is available in a 28-pin dual-in-line package, a 24-pin dual-in-line package, and a 16-pin dual-in-line package. Only the 28-pin package contains all available functions.



(16-lead ceramic dual-in-line
hermetic package)*




(24 lead ceramic dual-in-line
hermetic package)*




Special Products

PACKAGE 16-pin plastic dual-in-line •



PACKAGE 28-pin plastic dual-in-line •



NOTES:
1. THE TRUE-POSITION PIN SPACING IS .0100 BETWEEN CENTERLINES EACH PIN CENTERLINE IS LOCATED WITHIN ± 0.100 OF ITS TRUE LONGITUDINAL POSITION RELATIVE TO PINS 1 AND 28.

*Suffix N

Special
Products