

# MK4501(N,K) -65/80/10/12/15/20

## 512 x 9 CMOS BiPORT FIFO

ADVANCE DATA

- FIRST-IN, FIRST-OUT MEMORY BASED ARCHITECTURE
- FLEXIBLE 512 x 9 ORGANIZATION
- LOW POWER HCMOS TECHNOLOGY
- ASYNCHRONOUS AND SIMULTANEOUS READ/WRITE
- BIDIRECTIONAL APPLICATIONS
- FULLY EXPANDABLE BY WORD WIDTH OR DEPTH
- EMPTY AND FULL WARNING FLAGS
- RETRANSMIT CAPABILITY
- HIGH PERFORMANCE



Part No	Access Time	R/W Cycle Time
MK4501-65	65ns	80ns
MK4501-80	80ns	100ns
MK4501-10	100ns	120ns
MK4501-12	120ns	140ns
MK4501-15	150ns	175ns
MK4501-20	200ns	235ns

#### PIN NAMES

W	= Write	XI = Expansion In
R	= Read	XO = Expansion Out
RS	= Reset	FF = Full Flag
FL/RT	= First Load/ Retransmit	EF = Empty Flag V <sub>CC</sub> = 5V
D Q	= Data In = Data Out	GND = Ground

#### Figure 1 : Pin Connections.



#### October 1989

This is advanced information on a new product now in development or undergoing evaluation. Details are subject to change without notice

## DESCRIPTION

The MK4501 is a member of the BiPORT<sup>™</sup> Memory Series, which utilizes special two-port cell techniques. Specifically, this device implements a First-In, First-Out algorithm. featuring asynchronous read/write operations, full and empty flags, and unlimited expansion capability in both word size and depth. The main application of the MK4501 is as a rate buffer, sourcing and absorbing data at different rates, (e.g., interfacing fast processors and slow peripherals). The full and empty flags are provided to prevent data overflow and underflow. The data is loaded and emptied on a First-In, First-Out (FIFO) basis, and the latency for the retrieval of data is approximately one load cycle (write). Since the writes and reads are internally sequential, thereby requiring no address information, the pinout definition will serve this and future high-density devices. The ninth bit is provided to support control or parity functions.

## FUNCTIONAL DESCRIPTION

Unlike conventional shift register based FIFOs, the MK4501 employs a memory-based architecture wherein a byte written into the device does not "ripple-through". Instead, a byte written into the MK4501 is stored at a specific location, where it remains until over-written. The byte can be read and re-read as often as desired.

Twin address pointers (ring counters) automatically

generate the addresses required for each write and read operation. The empty/full flag circuit prevents illogical operations, such as reading un-written bytes (reading while empty) or over-writing un-read bytes (writing while full). Once a byte stored at a given address has been read, it can be over-written. Address pointers automatically loop back to address zero after reaching address 511. The empty/full status of the FIFO is therefore a function of the distance between the pointers, not of their absolute location. As long as the pointers do not catch one another, the FIFO can be written and read continuously without ever becoming full or empty.

Resetting the FIFO simply resets the address pointers to address zero. Pulsing retransmit resets the read address pointer without affecting the write address pointer.

With conventional FIFOs, implementation of a larger FIFO is accomplished by cascading the individual FIFOs. The penalty of cascading is often unacceptable ripple-through delays. The 4501 allows implementation of very large FIFOs with no timing penalties. The memory-based architecture of the MK4501 allows connecting the read, write, data in, and data out lines of the MK4501s in parallel. The write and read control circuits of the individual FIFOs are then automatically enabled and disabled through the expansion-in and expansion-out pins as appropriate (see the Expansion Timing section for a more complete discussion).



Figure 2 : MK4501 Block Diagram.

#### WRITE MODE

The MK4501 initiates a Write Cycle (see Figure 3A) on the falling edge of the Write Enable control input ( $\overline{W}$ ), provided that the Full Flag ( $\overline{FF}$ ) is not asserted. Data set-up and hold-time requirements must be satisfied with respect to the rising edge of  $\overline{W}$ . The data is stored sequentially and independent of any ongoing Read operations. FF is asserted during the last valid write as the MK4501 becomes full. Write operations begun with FF low are inhibited. FF will go high t<sub>RFF</sub> after completion of a valid

READ operation. FF will again go low  $t_{WFF}$  from the beginning of a subsequent WRITE operation, provided that a second READ has not been completed (see Figure 4A). Writes beginning  $t_{FFW}$  after FF goes high are valid. Writes beginning after FF goes low and more than  $t_{WPI}$  before FF goes high are invalid (ignored). Writes beginning less than  $t_{WPI}$  before FF goes high and less than  $t_{FFW}$ later may or may not occur (be valid), depending on internal flag status.

#### FIGURE 3A. WRITE AND FULL FLAG TIMING



#### AC ELECTRICAL CHARACTERISTICS

		450	1-65	450	1-80	450	)1-10	45	)1·12	450	1-15	450	1-20		
SYM	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
twc	Write Cycle Time	80		100		120		140		175		235		ns	
wpw	Write Pulse Width	65		80		100		120		150		200		ns	1
t <sub>WR</sub>	Write Recovery Time	15		20		20		20		25		35		ns	
t <sub>DS</sub>	Data Set Up Time	20		25		35		40		50		65		ns	
t <sub>DH</sub>	Data Hold Time	10		10		10		10		10		10		ns	
t <sub>WFF</sub>	W Low to FF Low		60		75		95		115		145		195	ns	2
t <sub>FFW</sub>	FF High to Valid Write	10		10		10		10		10		10		ns	2
t <sub>RFF</sub>	R High to FF High		60		75		95		110		140		190	ns	2
twPI	Write Protect Indeterminant		35		35		35		35		35		35	ns	2



## READ MODE

The MK4501 initiates a Read Cycle (see Figure 3B) on the falling edge of Read Enable control input ( $\mathbf{R}$ ), provided that the Empty Flag ( $\mathbf{EF}$ ) is not asserted. In the Read mode of operation, the MK4501 provides a fast access to data from 9 of 4608 locations in the static storage array. The data is accessed on a FIFO basis independent of any ongoing WRITE operations. After  $\mathbf{R}$  goes high, data outputs will return to a high impedance condition until the next Read operation.

In the event that all data has been read from the FIFO, the EF will go low, and further Read opera-

tions will be inhibited (the data outputs will remain in high impedance). EF will go high t<sub>WEF</sub> after completion of a valid Write operation. EF will again go low t<sub>REF</sub> from the beginning a subsequent READ operation, provided that a second WRITE has not been completed (see Figure 4B). Reads beginning t<sub>EFR</sub> after EF goes high are valid. Reads begun after EF goes high are invalid. Reads begun after EF goes low and more than t<sub>RPI</sub> before EF goes high are invalid (ignored). Reads beginning less than t<sub>RPI</sub> before EF goes high and less than t<sub>EFR</sub> later may or may not occur (be valid) depending on internal flag status.



#### FIGURE 3B. READ AND EMPTY FLAG TIMING

#### **AC ELECTRICAL CHARACTERISTICS**

		450	11-65	450	1-80	450	)1-10	45(	01-12	450	1-15	450	1.20		2
SYM	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
t <sub>RC</sub>	Read Cycle Time	80		100		120		140		175		235		ns	
t <sub>A</sub>	Access Time		65		80		100		120		150		200	ns	2
t <sub>RR</sub>	Read Recovery Time	15		20		20		20		25		35		ns	
t <sub>RPW</sub>	Read Pulse Width	65		80		100		120		150		200		ns	1
t <sub>RL</sub>	R Low to Low Z	0		0		0		0		0		0		ns	2
t <sub>DV</sub>	Data Valid from HighR	5		5		5		5		5		5		ns	2
t <sub>RHZ</sub>	R High to High Z		25		25		25		35		50		60	ns	2
1 <sub>REF</sub>	R Low to EF Low		60		75		95		115		145		195	ns	2
t <sub>EFR</sub>	EF High to Valid Read	10		10		10		10		10		10		ns	2
t <sub>WEF</sub>	W High to EF High		60		75		95		110		140		190	ns	2
t <sub>RPI</sub>	Read Protect Indeterminant		35		35		35		35		35		35	ns	2

SGS-THOMSON 571

## FIGURE 4A. READ/WRITE TO FULL FLAG







## RESET

The MK4501 is reset (see Figure 5) whenever the Reset pin (RS) is in the low state. During a Reset, both the internal read and write pointers are set to the first location. Reset is required after power up, before a Write operation can begin. Although neither  $\overline{W}$  or  $\overline{R}$  need be high when  $\overline{RS}$  goes low, both  $\overline{W}$  and  $\overline{R}$  must be high t<sub>RSS</sub> before  $\overline{RS}$  goes high, and must remain high t<sub>RSR</sub> afterwards. Refer to the following discussion for the required state of FL/RT and XI during Reset.

FIGURE 5. RESET



## AC ELECTRICAL CHARACTERISTICS

		4501-65 4501-		501-80 4501-10		4501-12		4501-15		4501-20					
SYM	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
t <sub>RSC</sub>	Reset Cycle Time	80		100		120		140		175		235		ns	
t <sub>RS</sub>	Reset Pulse Width	65		80		100		120		150		200		ns	1
t <sub>ASA</sub>	Reset Recovery Time	15		20		20		20		25		35		ns	
t <sub>RSS</sub>	Reset Set Up Time	45		60		80		100		130		180		ns	



#### RETRANSMIT

The MK4501 can be made to retransmit (re-read previously read data) after the Retransmit pin (RT) is pulsed low. (See Figure 6).

A Retransmit operation sets the internal read pointer to the first physical location in the array, but will not affect the position of the write pointer. R must be



inactive  $t_{RTS}$  before  $\overline{RT}$  goes high, and must remain high for  $t_{RTR}$  afterwards.

The Retransmit function is particularly useful when blocks of less than 512 Writes are performed between Resets. The Retransmit feature is not compatible with Depth Expansion.



## AC ELECTRICAL CHARACTERISTICS

		450	1-65	450	1.80	450	)1.10	450	01-12	450	1-15	450	1-20		
SYM	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
t <sub>RTC</sub>	Retransmit Cycle Time	80		100		120		140		175		235		ns	
t <sub>RT</sub>	Retransmit Pulse Width	65		80		100		120		150		200		ns	1
t <sub>ATA</sub>	Retransmit Recovery Time	15		20		20		20		25		35		ns	
t <sub>RTS</sub>	Retransmit Setup Time	45		60		80		100		130		180		ns	

## SINGLE DEVICE CONFIGURATION

A single MK4501 may be used when application requirements are for 512 words or less. The MK4501 is placed in Single Device Configuration mode when the chip is Reset with the Expansion In pin  $(\overline{XI})$ grounded (see Figure 7).

## WIDTH EXPANSION

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status Flags (EF and FF) can be detected from any one device. Figure 8 demonstrates an 18-bit word width by using two MK4501s. Any word width can be attained by adding additional MK4501s.

![](_page_7_Figure_5.jpeg)

![](_page_7_Figure_6.jpeg)

![](_page_7_Figure_7.jpeg)

![](_page_7_Figure_8.jpeg)

## DEPTH EXPANSION (DAISY CHAIN)

The MK4501 can easily be adapted to applications when the requirements are for greater than 512 words. Figure 9 demonstrates Depth Expansion using three MK4501s. Any depth can be attained by adding additional MK4501s.

External logic is needed to generate a composite Full Flag and Empty Flag. This requires the ORing of all EFs and the ORing of all FFs (i.e., all must be set to generate the correct composite FF or EF). The MK4501 operates in the Depth Expansion configuration after the chip is Reset under the below listed conditions.

- The first device must be designated by grounding the First Load pin (FL). The Retransmit function is not allowed in the Depth Expansion Mode.
- 2. All other devices must have FL in the high state.
- The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device.

#### FIGURE 9. A 1536 x 9 FIFO CONFIGURATION (DEPTH EXPANSION)

![](_page_8_Figure_9.jpeg)

#### **EXPANSION TIMING**

Figures 10 and 11 illustrate the timing of the Expansion Out and Expansion In signals. Discussion of Expansion Out/Expansion In timing is provided to clarify how Depth Expansion works. Inasmuch as Expansion Out pins are generally connected only to Expansion In pins, the user need not be concerned with actual timing in a normal Depth Expanded application unless extreme propagation delays exist between the XO/XI pin pairs. Expansion Out pulses are the image of the WRITE and READ signals that cause them; delayed in time by  $t_{XOL}$  and  $t_{XOH}$ . The Expansion Out signal is propagated when the last physical location in the memory array is written and again when it is read (Last Read). This is in contrast to when the Full and Empty Flags are activated, which is in response to writing and reading a last available location.

![](_page_9_Figure_4.jpeg)

## FIGURE 10. EXPANSION OUT TIMING

## AC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_A \le +70^{\circ}C) (V_{CC} = +5.0 \text{ volts } \pm 10\%)$ 

		450	1.65	450	1-80	450	)1.10	450	)1.12	450	)1-15	450	1-20		
SYM	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
t <sub>XOL</sub>	Expansion Out Low		55		70		75		90		115		150	ns	
t <sub>xOH</sub>	Expansion Out High		60		80		90		100		125		155	ns	

SGS-THOMSON

When in Depth Expansion mode, a given MK4501 will begin writing and reading as soon as valid WRITE and READ signals begin, provided FL was grounded at RESET time. A MK4501 in Depth Expansion mode with FL high at RESET will not begin writing until after an Expansion In pulse occurs. It will not begin reading until a second Expansion In pulse occurs and the Empty Flag has gone high. Expansion In pulses must occur  $t_{XIS}$  before the WRITE and READ signals they are intended to enable. Minimum Expansion In pulse width,  $t_{XI}$ , and recovery time,  $t_{XIR}$ , must be observed.

## FIGURE 11. EXPANSION IN TIMING

![](_page_10_Figure_4.jpeg)

## AC ELECTRICAL CHARACTERISTICS

			4501-65 4		4501-80		4501-10		4501-12		4501-15		4501-20		
SYM	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
t <sub>XI</sub>	Expansion In Pulse Width	60		75		95		115		145		195		ns	1
t <sub>XIR</sub>	Expansion In Recovery Time	15		20		20		20		25		35		ns	
t <sub>xis</sub>	Expansion In Setup Time	25		30		45		50		60		85		ns	

![](_page_10_Picture_8.jpeg)

## COMPOUND EXPANSION

The two expansion techiques described above can be applied together in a straight forward manner to achieve large FIFO arrays (see Figure 12).

#### BIDIRECTIONAL APPLICATIONS

Applications, which require data buffering between

#### FIGURE 12. COMPOUND FIFO EXPANSION

two systems (each system capable of READ and WRITE operations), can be achieved by pairing MK4501s, as shown in Figure 13. Care must be taken to assure that the appropriate flag is monitored by each system. (i.e., FF is monitored on the device where  $\overline{R}$  is used;  $\overline{EF}$  is monitored on the device where  $\overline{R}$  is used.) Both Depth Expansion and Width Expansion may be used in this mode.

![](_page_11_Figure_7.jpeg)

## FIGURE 13. BIDIRECTIONAL FIFO APPLICATION

![](_page_11_Figure_9.jpeg)

SGS-THOMSON

## ABSOLUTE MAXIMUM RATINGS\*

Voltage on any pin relative to GND	0.5 V to + 7.0 V
Operating Temperature T <sub>A</sub> (Ambient)	0°C to + 70 °C
Storage Temperature	55℃ to + 125℃
Total Device Power Dissipation	1 Watt
Output Current per Pin	
"Stresses above those listed under "Absolute Maximum Ratings" may cause permanent dama	ge to the device. This
is a stress rating only, and functional operation of the device at these, or any other conditions a	above those indicated
in the operational sections of this specification, is not implied. Exposure to absolute maximum	n ratings for extended
periods may affect device reliability.	

## **RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}C \leq T_A \leq +70^{\circ}C)$ 

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V	3
GND	Ground	0	0	0	V	
VIH	Logic "1" Voltage All Inputs	2.0		$V_{CC} + 1$	V	3
VIL	Logic "0" Voltage All Inputs	-0.3		0.8	V	3, 4

## DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_A \le +70^{\circ}C) (V_{CC} = 5.0 \text{ volts } \pm 10\%)$ 

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
I <sub>IL</sub>	Input Leakage Current (Any Input)	-1	1	μΑ	5
I <sub>OL</sub>	Output Leakage Current	-10	10	μΑ	6
V <sub>OH</sub>	Output Logic "1" Voltage I <sub>OUT</sub> = -1 mA	2.4		V	3
VOL	Output Logic "0" Voltage I <sub>OUT</sub> = 4 mA		0.4	V	3
I <sub>CC1</sub>	Average V <sub>CC</sub> Power Supply Current		80	mA	7
I <sub>CC2</sub>	Average Standby Current $(\overline{R} = \overline{W} = \overline{RS} = \overline{FL/RT} = V_{IH})$		8	mA	7
I <sub>CC3</sub>	Power Down Current (All Inputs≥ V <sub>CC</sub> -0.2 V)		500	μΑ	7

## AC ELECTRICAL CHARACTERISTICS

 $(T_{A} = 25 \,^{\circ}C, f = 1.0 \,\text{MHz})$ 

SYM	PARAMETER	ТҮР	MAX	NOTES
CI	Capacitance on Input Pins		7 pF	
CQ	Capacitance on Output Pins		12 pF	8

#### NOTES

- 1. Pulse widths less than minimum values are not allowed.
- 2. Measured using output load shown in Output Load Diagram.
- 3. All voltages are referenced to ground.
- -1.5 volt undershoots are allowed for 10 ns once per cycle.
- 5. Measured with  $0.4 \le V_{IN} \le V_{CC}$ .
- 6. R≥VIH, 0.4≥VOUT≤VCC
- 7. ICC measurements are made with outputs open.
- 8. With output buffer deselected.

![](_page_12_Picture_21.jpeg)

## MK4501(N,K)-65/80/10/12/15/20

## FIGURE 14. OUTPUT LOAD

![](_page_13_Figure_2.jpeg)

## FIGURE 15. MK4501 PLASTIC (N TYPE) DUAL-IN-LINE, 28 PINS

![](_page_13_Figure_4.jpeg)

## MK4501(N,K)-65/80/10/12/15/20

![](_page_14_Figure_1.jpeg)

#### ORDERING INFORMATION

PART NO.	ACCESS TIME	R/W CYCLE TIME	CLOCK FREQ.	PACKAGE TYPE	TEMPERATURE RANGE
MK4501N-65	65 ns	80 ns	12.5 MHz	28 Pin Plastic DIP	0° to 70°C
MK4501N-80	80 ns	100 ns	10.0 MHz	28 Pin Plastic DIP	0° to 70°C
MK4501N-10	100 ns	120 ns	8.3 MHz	28 Pin Plastic DIP	0° to 70°C
MK4501N-12	120 ns	140 ns	7.1 MHz	28 Pin Plastic DIP	0° to 70°C
MK4501N-15	150 ns	175 ns	5.7 MHz	28 Pin Plastic DIP	0° to 70°C
MK4501N-20	200 ns	235 ns	4.2 MHz	28 Pin Plastic DIP	0° to 70°C
MK4501K-65	65 ns	80 ns	12.5 MHz	32 Pin Plastic LCC	0° to 70°C
MK4501K-80	80 ns	100 ns	10.0 MHz	32 Pin Plastic LCC	0° to 70°C
MK4501K-10	100 ns	120 ns	8.3 MHz	32 Pin Plastic LCC	0° to 70°C
MK4501K-12	120 ns	140 ns	7.1 MHz	32 Pin Plastic LCC	0° to 70°C
MK4501K-15	150 ns	175 ns	5.7 MHz	32 Pin Plastic LCC	0° to 70°C
MK4501K-20	200 ns	235 ns	4.2 MHz	32 Pin Plastic LCC	0° to 70°C

MK

4501

SGS-THOMSON Prefix Device family and number identification Package type N: Plastic DIP K: Plastic LCC

N

65 Speed grade Access Time