

MK41H68/ MK41H69(N,P)-20/25/35

4K × 4 CMOS STATIC RAM

- 20, 25, AND 35 ns ADDRESS ACCESS TIME
- EQUAL ACCESS AND CYCLE TIMES
- 20-PIN, 300 MIL PLASTIC AND CERAMIC DIP
- ALL INPUTS AND OUTPUTS TTL COMPATIBLE, LOW CAPACITANCE, AND PROTECTED AGAINST STATIC DISCHARGE
- 50 µA CMOS STANDBY CURRENT (MK41H68)
- TTL STANDBY CURRENT UNAFFECTED BY ADDRESS ACTIVITY (MK41H68)
- HIGH SPEED CHIP SELECT (MK41H69)
- JEDEC STANDARD PINOUT

MK41H68 TRUTH TABLE

CE	WE	Mode	DQ	Power
Н	Х	Deselect	High Z	Standby
L	L	Write	D _{IN}	Active
L	Н	Read	DOLLT	Active

MK41H69 TRUTH TABLE


	ĊS	WE	Mode	DQ	Power
	Н	X	Deselect	High Z	Active
Ì	L	L	Write	D _{IN}	Active
	L	Н	Read	D _{OUT}	Active


X = Don't Care

DESCRIPTION

The MK41H68 and MK41H69 feature fully static operation requiring no external clocks or timing strobes, and equal address access and cycle times. Both require only a single $+5V \pm 10$ percent power supply. Both devices are fully TTL compatible.

The MK41H68 has a Chip Enable power down feature which automatically reduces power dissipation when the CE pin is brought inactive (high). Standby





PIN NAMES

A₀ - A₁₁ - Address DQ₀ - DQ₂ - Data I/O

CE - Chip Enable (MK41H68)

CS - Chip Select (MK41H69) WE - Write Enable

GND - Ground V_{CC} - + 5 volts power can be further reduced to microwatt levels by raising the CE pin to the full V_{CC} voltage.

The MK41H69 Chip Select pin provides a high speed chip select access, allowing fast read cycles despite decoder delays.

OPERATIONS


READ MODE

The MK41H68/9 is in the Read Mode whenever WE (Write Enable) is high and CE/CS (Chip Enable/Select) is low, providing a ripple-through access

to data from four of 16,384 locations in the static storage array. The unique address specified by the 12 Address Inputs defines which one of 4096 nibbles of data is to be accessed.

Valid data will be available at the four Data Output pins within t_{AA} after the last address input signal is stable, providing that the $\overline{\text{CE/CS}}$ access time is satisfied. If $\overline{\text{CE/CS}}$ access time is not met, data access will be measured from the limiting parameter (t_{CA}) rather than the address. The state of the four Data I/O pins is controlled by the $\overline{\text{CE/CS}}$, and $\overline{\text{WE}}$ control signals. The data lines may be in an indeterminate state at t_{CL} , but the data lines will always have valid data at t_{AA} .

FIGURE 2. READ-READ-READ-WRITE TIMING



READ CYCLE TIMING AC ELECTRICAL CHARACTERISTICS (0°C≤T_A≤70°C) (V_{CC} = 5.0 V ± 10 percent)


		MK41	16X-20	MK41I	16X-25	MK41H6X-20 MK41H6X-25 MK41H6X-35					
SYM	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES		
t _{RC}	Read Cycle Time	20		25		35		ns			
t _{AA}	Address Access Time		20		25		35	ns	1		
t _{CL}	Chip Enable to Low-Z (MK41H68)	7		7		7		ns	2		
t _{CL}	Chip Select to Low-Z (MK41H69)	5		5		5		ns	2		
t _{CA}	Chip Enable Access Time (MK41H68)		20		25		35	ns	1		
t _{CA}	Chip Select Access Time (MK41H69)		10		12		15	ns	1		
t _{RCS}	Read Command Setup Time	0		0		0		ns			
t _{RCH}	Read Command Hold Time	0		0		0		ns			
toH	Valid Data Out Hold Time	5		5		5		ns	1		
t _{CZ}	Chip Enable to High-Z (MK41H68)		8		10		13	ns	2		
t _{CZ}	Chip Select to High-Z (MK41H69)		7		8		10	ns	2		
t _{WEZ}	Write Enable to High-Z		8		10		13	ns	2		

WRITE MODE

The MK41H68/9 is in the Write Mode whenever the WE and CE/CS inputs are in the low state. CE/CS or WE must be high during address transitions. Addresses must be held valid throughout a write cycle. The Write begins with the concurrence of a low on WE and CE/CS. Therefore, tas is referenced to the latter occurring edge of CE/CS, or WE.

If the output is enabled (CE/CS is low), then WE will return the outputs to high impedance within t_{WEZ} of its falling edge. Care must be taken to avoid bus contention in this type of operation. Data-In must remain valid t_{DH} after the rising edge of CE/CS or WE.


FIGURE 3. WRITE-WRITE-WRITE-READ TIMING



WRITE CYCLE TIMING AC ELECTRICAL CHARACTERISTICS ($0^{\circ}C \le T_{A} \le 70^{\circ}C$) ($V_{CC} = 5.0 \text{ V} \pm 10 \text{ percent}$)

	MK41H6X-20 MK41H6X-25 MK41H6X-35						16X-35		
SYM	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
t _{wc}	Write Cycle Time	20		25		35		ns	
tas	Address Setup Time	0		0		0		ns	
t _{AW}	Address Valid to End of Write	16		20		30		ns	
t _{AH}	Address Hold after End of Write	0		0		0		ns	
t _{CW}	Chip Enable/Select to End of Write	18		22		32		ns	
twew	Write Enable to End of Write	16		20		30		ns	
t _{DS}	Data Setup Time	12		14		15		ns	
t _{DH}	Data Hold Time	0		0		0		ns	
tweL	Write Enable to Low-Z	5		5		5		ns	2

FIGURE 4. DATA RETENTION TIMING




LOW V CC DATA RETENTION CHARACTERISTICS (0 °C \leq T A \leq 70 °C)

SYM	PARAMETERS	MIN	MAX	UNIT	NOTES
V _{DR}	V _{CC} for Data Retention	2.0	V _{CC} (min)	V	6
ICCDR	Data Retention Power Supply Current	_	50	μА	6
t _{CDR}	Chip Deselection to Data Retention Time	0		ns	
t _R	Operation Recovery Time	t _{RC}	_	ns	

STANDBY MODE (MK41H68 Only)

The MK41H68 is in Standby Mode whenever $\overline{\text{CE}}$ is held at or above V_{IH} .

FIGURE 5. STANDBY MODE TIMING



STANDBY MODE AC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_A \le 70^{\circ}C)$ (V_{CC} = 5.0 V ± 10 percent)

		MK41H	MK41H68-20 MK41H68-25 MK41H68-3		168-35				
SYM	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
t _{PD}	Chip Enable High to Power Down		20		25		35	ns	
t _{PU}	Chip Enable Low to Power Up	0		0		0		ns	

APPLICATION

The MK41H68/9 operates from a 5.0 volt supply. It is compatible with all standard TTL families on all inputs and outputs. The device should share a solid ground plane with any other devices interfaced with it, particularly TTL devices. Additionally, because the outputs can drive rail-to-rail into high impedance loads, the 41H68/9 can also interface to 5 volt CMOS on all inputs and outputs. Refer to the normalized performance curves that follow.

Since very high frequency current transients will be associated with the operation of the MK41H68/9, power line inductance must be minimized on the circuit board power distribution network. Power and

ground trace gridding or separate power planes can be employed to reduce line inductance. Additionally, a high frequency decoupling capacitor should be placed next to each RAM. The capacitor should be 0.1 µF or larger.

Though often times not thought of as such, the traces on a memory board are basically unterminated, low impedance transmission lines. As such they are subject to signal reflections manifested as noise, undershoots and excessive ringing. Series termination in close proximity to the TTL drivers can improve driver/signal path impedance matching. While experimentation most often proves to be the only practical approach to selection of series resistors, values in the range of 10 to 33 ohms often prove most suitable.

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to GND	1.0 V to +7.0 V
Ambient Operating Temperature (T _A)	0°C to +70°C
Ambient Storage Temperature (Plastic)	-55°C to +125°C
Ambient Storage Temperature (Ceramic)	-65°C to +150°C
Total Device Power Dissipation	1 Watt
Output Current per Pin	50 mA
And the second s	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS $(0^{\circ} \le T_A \le 70^{\circ})$

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V _{CC}	Supply Voltage	4.5	5.0	5.5	V	3
GND	Supply Voltage	0	0	0	٧	
V _{IH}	Logic 1 Voltage, All Inputs	2.2		V _{CC} +1.0	V	3
V _{IL}	Logic 0 Voltage, All Inputs	-0.3		0.8	٧	3

DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_A \le 70^{\circ}C)$ (V_{CC} = 5.0 V ± 10 percent)

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
I _{CC1}	Average Power Supply Current		120	mA	4
I _{CC2}	TTL Standby Current (MK41H68 only)		8	mA	5
I _{CC3}	CMOS Standby Current (MK41H68 only)		50	μА	6
I _{IL}	Input Leakage Current (Any Input Pin)	-1	+1	μΑ	7
l _{OL}	Output Leakage Current (Any Output Pin)	-10	+10	μА	8
V _{OH}	Output Logic 1 Voltage (I _{OUT} = -4 mA)	2.4		V	3
V _{OL}	Output Logic 0 Voltage (I _{OUT} = +8 mA)		0.4	V	3

CAPACITANCE

 $(T_A = 25 \,{}^{\circ}\text{C}, f = 1.0 \text{ MHz})$

SYM	PARAMETER	TYP	MAX	UNITS	NOTES
C ₁	Capacitance on input pins	4	5	pF	9
C ₂	Capacitance on DQ pins	8	10	pF	5,9

NOTES


- 1. Measured with load shown in Figure 6(A).
- 2. Measured with load shown in Figure 6(B).
- 3. All voltages referenced to GND.
- I_{CC1} is measured as the average AC current with V_{CC} = V_{CC} (max) and with the outputs open circuit. tcycle = min. duty cycle 100%.
- 5. CE = VIH, All Other Inputs = Don't Care.

- 6 V_{CC} (max) ≥ CE ≥ V_{CC} 0.3 V, All Other Inputs = Don't Care.
- Input leakage current specifications are valid for all V_{IN} such that 0 V < V_{IN} < V_{CC}. Measured at V_{CC} = V_{CC} (max).
- Output leakage current specifications are valid for all VOUT such that 0 V < VOUT < VCC, CE/CS = V_{IH} and V_{CC} in valid operating range.
- 9. Capacitances are sampled and not 100% tested.


AC TEST CONDITIONS

Input Levels	. GND to 3.0 V
Transition Times	
Input and Output Signal Timing Reference Level	1.5 V
Ambient Temperature	0°C to 70°C
V _{CC}	$^{\prime}$ \pm 10 percent


FIGURE 6. OUTPUT LOAD CIRCUITS



NORMALIZED DC AND AC PERFORMANCE CHARACTERISTICS




NORMALIZED DC AND AC PERFORMANCE CHARACTERISTICS




ORDERING INFORMATION

PART NUMBER	ACCESS TIME	PACKAGE TYPE	TEMPERATURE RANGE
MK41H68N-20	20 ns	20 pin Plastic DIP	0°C to 70°C
MK41H68N-25	25 ns	20 pin Plastic DIP	0°C to 70°C
MK41H68N-35	35 ns	20 pin Plastic DIP	0°C to 70°C
MK41H69N-20	20 ns	20 pin Plastic DIP	0°C to 70°C
MK41H69N-25	25 ns	20 pin Plastic DIP	0°C to 70°C
MK41H69N-35	35 ns	20 pin Plastic DIP	0°C to 70°C
MK41H68P-20	20 ns	20 pin Ceramic DIP	0°C to 70°C
MK41H68P-25	25 ns	20 pin Ceramic DIP	0°C to 70°C
MK41H68P-35	35 ns	20 pin Ceramic DIP	0°C to 70°C
MK41H69P-20	20 ns	20 pin Ceramic DIP	0°C to 70°C
MK41H69P-25	25 ns	20 pin Ceramic DIP	0°C to 70°C
MK41H69P-35	35 ns	20 pin Ceramic DIP	0°C to 70°C




20 PIN "N" PACKAGE, PLASTIC DIP




Dim.	mm		inches		
	Min	Max	Min	Max	Notes
Α	_	5.334	_	.210	2
A1	0.381	_	.015	-	2
A2	3.048	3.556	.120	.140	
В	0.381	0.533	.015	.021	3
81	1.27	1.778	.050	.070	
С	0.203	0.304	800	.012	3
D	25 908	26.67	1.020	1.050	1
D1	1 524	1.905	.060	.075	
Е	7.62	8.255	.300	.325	
E1	6.096	6.858	240	.270	
61	2 286	2.794	090	110	
eA	7.62	10.16	300	400	
L	3.048	_	120	_	

- 2. PACKAGE STANDOFF TO BE MEASURED PER JEDEC REQUIREMENTS.
- 3. THE MAXIMUM LIMIT SHALL BE INCREASED BY .003 IN WHEN SOLDER LEAD FINISH IS SPECIFIED

20 PIN "P" PACKAGE, SIDE BRAZED CERAMIC DIP







Dim.	mm		inches		Natas
	Min	Max	Min	Max	Notes
Α	-	4 445		.175	1
A1	0.508	_	.020		1
A2	2.032	2.794	.080	.110	
В	0.381	0 533	.015	.021	2
B1	0.965	1.447	.038	.057	
С	0 203	0.304	008	.012	2
D	24.511	25.273	965	.995	
D1	0.635	1 397	.025	.055	
Е	7.493	8.255	.295	.325	
E1	7.112	7.874	.280	.310	
e1	2.286	2 794	090	.110	
eА	7.366	9.271	290	.365	
L	3 048		120	_	
Q1	0.127	_	005	_	

NOTES

- 1. PACKAGE STANDOFF TO BE MEASURED PER JEDEC REQUIREMENTS.
- 2 THE MAXIMUM LIMIT SHALL BE INCREASED BY .003 IN WHEN SOLDER LEAD FINISH IS SPECIFIED