
MICRO PERIPHERAL COMPONENTS MK3807

Programmable CRT Video Control Unit (VCU)

FEATURES

- Fully Programmable Display Format Characters per data row (1-200)
 Data rows per frame (6-64)
 Raster scans per data row (1-16)
- Programmable Monitor Sync Format Raster Scans/Frame (256-1023)
 "Front Porch"
 Sync Width
 "Back Porch"
 Interlace/Non-Interlace
 Vertical Blanking
- Direct Outputs to CRT Monitor Horizontal Sync
 Vertical Sync
 Composite Sync
 Blanking
 Cursor coincidence
- Programmed via: Processor data bus External PROM
- Standard or Non-Standard CRT Monitor Compatible
- Refresh Rate: 60 Hz
- Scrolling
 Single Line
 Multi-Line
- Cursor Position Registers
- Programmable Character Format
- Programmable Vertical Data Positioning
- Balanced Beam Current Interlace
- □ Graphics Compatible
- Split-Screen Applications Horizontal Vertical
- □ Interlace or Non-Interlace operation

PIN CONFIGURATION



□ TTL Compatibility

BUS Oriented: Compatible with most microprocessors

□ Second source to SMC CRT 5037

N-Channel Silicon Gate Technology

GENERAL DESCRIPTION

The Programmable CRT Video Control Unit (VCU) Chip is a user programmable 40-pin n channel MOS/LSI device containing the logic functions required to generate all the timing signals for the presentation and formatting of interlaced and non-interlaced video data on a standard or non-standard CRT monitor. The MK3807 VCU is a second source to SMC CRT 5037.

With the exception of the dot counter, which may be clocked at a video frequency above 25 MHz and is therefore not recommended for MOS implementation, all frame formatting, such as horizontal, vertical, and composite sync, characters per data row, data rows per frame, and raster scans per data row and per frame, are totally user programmable. The data row counter has been designed to facilitate scrolling. Refer to Table 1 for description of pin functions. Programming is accomplished by loading seven 8-bit control registers directly off an 8-bit bidirectional data bus. Four register address lines and a chip enable line provide complete microprocessor compatibility for program controlled set up. The device can be "self loaded" via an external PROM tied on the data bus as described in the OPERATION section.


Figure 1 shows a block diagram of the internal functional components of the VCU.

DESCRIPTION OF PIN FUNCTIONS Table 1

The MK3807 (VCU) may be programmed for an odd or even number of scan lines per data row in both interlaced and non-interlaced modes.

In addition to the seven control registers, two additional registers are provided to store the cursor character and data row addresses for generation of the cursor video signal. The contents of these two registers can also be read out onto the bus for update by the program.

Pin No.	Symbol	Name	Input/ Output	Function
25-18	DB0-7	Data Bus	1/0	Data bus. Input bus for control words from microprocessor or PROM. Bi-directional bus for cursor address.
3	CE	Chip Enable		Signals chip that it is being addressed.
39,40,1,2	A0-3	Register Address	1	Register address bits for selecting one of seven control registers or either of the cursor address registers.
9	DS	Data Strobe	1	Strobes DB0-7 into the appropriate register or outputs the cursor character address or cursor line address onto the data bus.
12	DCC	Dot Counter Carry	I	Carry from off-chip dot counter establishing basic charac- ter clock rate. Character clock.
38-32	HO-6	Character Counter Outputs	0	Character counter outputs.
7,5,4	R1-3	Scan Counter Outputs	0	Three most significant bits of the Scan Counter; row select inputs to character generator.
31	H7/DR5	H7/DR5	0	Pin definition is user programmable. Output is MSB of Character Counter if horizontal line counter (REG.0) is \geq 128; otherwise output is MSB Of Data Row Counter.
8	RO	Scan Counter LSB	0	Least significant bit of the scan counter. In the interlaced mode with an even number of scans per data row, RO will toggle at the field rate; for an odd number of scans per data row in the interlaced mode, RO will toggle at the data row rate.
26-30	DRO-4	Data Row Counter Outputs	0	Data Row counter outputs.
17	BL	Blank	0	Defines non-active portion of horizontal and vertical scans.
15	HSYN	Horizontal Sync	Ō	Initiates horizontal retrace.
11	VSYN	Vertical Sync	0	Initiates vertical retrace.
10	CSYN	Composite Sync Output	0	Composite sync is provided on the MK3807. This output is active in non-interlaced mode only. Provides a true RS-170 composite sync wave form.
16	CRV	Cursor Video	0	Defines cursor location in data field.
14	V _{CC}	Power Supply	PS	+5 volt Power Supply
13	V _{DD}	Power Supply	PS	+12 volt Power Supply



IX-13

OPERATION

The design philosophy employed was to allow the MK3807 Programmable CRT Video Control Unit (VCU) to interface effectively with either a microprocessor based or hardwire logic system. The device is programmed by the user in one of two ways: via the processor data bus as part of the system initialization routine, or during power up via a

PROM tied on the data bus and addressed directly by the Row Select outputs of the chip (See Figure 2). Seven 8-bit words are required to program the chip fully. Bit assignments for these words are shown in Tables 2, 3 and 4. The information contained in these seven words consists of the following:

Horizontal Formatting:	
Characters/Data Row	A 3 bit code providing 8 mask programmable character lengths from 20 to 132. The standard device will be masked for the following character lengths; 20, 32, 40, 64, 72, 80, 96, and 132.
Horizontal Sync Delay	3 bits assigned providing up to 8 character times for generation of "front porch".
Horizontal Sync Width	4 bits assigned providing up to 16 character times for generation of horizontal sync width.
Horizontal Line Count	8 bits assigned providing up to 256 character times for total horizontal formatting.
Skew Bits	A 2 bit code providing from a 0 to 2 character skew (delay) between the horizontal address counter and the blank and sync (horizontal, vertical, composite) signals to allow for retiming of video data prior to generation of composite video signal. The Cursor Video signal is also skewed as a function of this code.
Vertical Formatting:	
Interlaced/Non-interlaced	This bit provides for data presentation with odd/even field formatting for interlaced systems. It modifies the vertical timing counters as described below. A logic 1 establishes the interlace mode.
Scans/Frame	8 bits assigned, defined according to the following equations: Let $X =$ value of 8 assigned bits.
	1) in interlaced mode—scans/frame = 2X + 513. Therefore for 525 scans, program X = 6 (00000110). Vertical sync will occur precisely every 262.5 scans, thereby producing two interlaced fields.
	Range = 513 to 1023 scans/frame, odd counts only.
	2) in non-interlaced mode—scans/frame = $2X + 256$. Therefore for 262 scans, program X = 3 (00000011).
	Range = 256 to 766 scans/frame, even counts only. In either mode, vertical sync width is fixed at three horizontal scans (=3H).
Vertical Data Start	8 bits defining the number of raster scans from the leading edge of vertical sync until the start of display data. At this raster scan the data row counter is set to the data row address at the top of the page.
Data Rows/Frame	6 bits assigned providing up to 64 data rows per frame.
Last Data Row	6 bits to allow up or down scrolling via a preload defining the count of the last displayed data row.
Scans/Data Row	4 bits assigned providing up to 16 scan lines per data row.

ADDITIONAL FEATURES

MK3807 VCU Initialization:

Under microprocessor control—The device can be reset under system or program control by presenting a 1010 address on A3-0. The device will remain reset at the top of the even field page until a start command is executed by presenting a 1110 address on A3-0.


Via "Self Loading"—In a non-processor environment, the self loading sequence is effected by presenting and holding the 1111 address on A3-0, and is initiated by the receipt of the strobe pulse $(\overline{\text{DS}})$. The 1111 address should be maintained long enough to ensure that all seven registers have been loaded (in most applications under one

millisecond). The timing sequence will begin one line scan after the 1111 address is removed. In processor based systems, self loading is initiated by presenting the 0111 address to the device. Self loading is terminated by presenting the start command to the device which also initiates the timing chain.

Scrolling—In addition to the Register 6 storage of the last displayed data row a "scroll" command (address 1011) presented to the device will increment the first displayed data row count to facilitate up scrolling in certain applications.

CONTROL REGISTERS PROGRAMMING CHART Table 2 Horizontal Line Count: Total Characters/Line = N + 1, N = 0 to 255 (DB0 = LSB)

Horizontal Line Count:	Total Characters/Line = N + 1, N = 0 to 255 (DB0 = LSB)							
Characters/Data Row:	DB2	DB1	DBO					
	0	0	0	= 20	Active Characters/Data Row			
	0	0	1	= 32				
	0	1	0	= 40				
	0	1	1	= 64				
	1	0	0	= 72				
	1	0	1	= 80				
	1	1	0	= 96				
	1	1	1	= 132				
Horizontal Sync Delay:	= N, fro	m 1 to 7	charac	ter times	s (DBO = LSB, N = 0 Disallowed)			
Horizontal Sync Width:	= N, from 1 to 15 character times (DB3 = LSB, N = 0 Disallowed)							
	+		Syr	nc/Blank	Delay Cursor Delay			
Skew Bits	DB7	DB8			(Character Times)			
	0	0		0	0			
	1	0		1	0			
	0	1		2	1			
	1	1		2	2			
Scans/Frame	8 bits as	signed, o	defined	accordin	ng to the following equations:			
	Let X = value of 8 assigned bits. DBO = LSB)							
	1) in interlaced mode— scans/frame = $2X + 513$. Therefore for 525 scans, program X = 6							
	(0000110). Vertical sync will occur precisely every 262.5 scans, thereby producing two							
	interlaced fields.							
	Range = 513 to 1023 scans/frame, odd counts only.							
	2) in non-interlaced mode-scans/frame = 2X + 256. Therefore for 262 scans, program							
	X = 3 (0	0000011).					
	Range =	256 to	766 sca	ans/fram	ne, even counts only.			
	In either	[·] mode, v	ertical	sync wid	Ith is fixed at three horizontal scans (= 3H)			
Vertical Data Start:	N = nun	nber of ra	aster lir	nes delay	after leading edge of vertical sync of vertical start position.			
	(DB0 = I	LSB)						
Data Rows/Frame:	Number	of data	ows =	N + 1, N	I = 0 to 63 (DBO = LSB)			
Last Data Row:	N = Address of last displayed data row, N = 0 to 63, ie; for 24 data rows, program N = 23.							
	(DBO = LSB)							
Mode:	Register	1, DB7	= 1 est	ablished	Interlace			
Scans/Data Row:	Interlace Mode							
	Scans per data Row = $N + 2$. $N = 0$ to 14, odd or even counts.							
	Non-Interlace Mode							
	Scans per Data Row = $N + 1$, odd or even count, $N = 0$ to 15.							



OPTIONAL START-UP SEQUENCE

When employing microprocessor controlled loading of the MK3807 VCU's registers, the following sequence of instruction may be used optionally:

A	DDI	RES	S	COMMAND
1	1	1	0	Start Timing Chain
1	0	1	0	Reset
0	0	0	0	Load Register 0
			÷	1.1
			61.1	
0	1	1	0	Load Register 6
1	1	1	0	Start Timing Chain

The sequence of START RESET LOAD START is necessary to ensure proper initialization of the registers.

This sequence is not required if register loading is via either of the Self Load modes.

REGISTER SELECTS/COMMAND CODES Table 3

A3	A2	A1	A 0	Select/Command	Description
0	0	0	0	Load Control Register 0	
0	0	0	1	Load Control Register 1	
0	0	1	0	Load Control Register 2	
0	0	1	1	Load Control Register 3	See Table 4
0	1	0	0	Load Control Register 4	
0	1	0	1	Load Control Register 5	
0	1	1	0	Load Control Register 6	
0	1	1	1	Processor Initiated Self Load	Command from processor instructing MK3807 VCU to enter Self Load Mode (via
1	0	0	0	Read Cursor Line Address	external PROM)
1	0	0	1	Read Cursor Character Address	
1	0	1	0	Reset	Resets timing chain to top left of page. Reset is latched on chip by DS and counters are held until released by start command.
1	0	1	1	Up Scroll	Increments address of first displayed data row on page, i.e.; prior to receipt of scroll command—top line = 0, bottom line = 23. After receipt of Scroll Command—top line = 1, bottom line = 0.
1	1	ο	0	Load Cursor Character Address ¹	
1	1	ō	1	Load Cursor Line Address ¹	
1	1	1	0	Start Timing Chain	Receipt of this command after a Reset or Processor Self Load command will release the timing chain approximately one scan line later. In applications requiring synchronous opera- tion of more than one VCU the dot counter carry should be held low during the DS for this command.
1	1	1	1	Non-Processor Self Load	Device will begin self load via PROM when DS goes low. The 1111 command should be maintained on A3-0 long enough to guarantee self load. (Scan counter should cycle through at least once). Self load is automatically termin- ated and timing chain initiated when the all "1's" condition is removed, independent of DS. For synchronous operation of more than one VCU, the Dot Counter Carry should be held low when the command is removed.

NOTE 1: During Self-Load, the Cursor Character Address Register (REG 7) and the Cursor Row Address Register (REG 8) are enabled during states 0111 and 1000 of the R3-R0 Scan Counter outputs respectively. Therefore, Cursor data in the PROM should be stored at these addresses.

BIT ASSIGNME Table 4 REG 0	NT CHART HORIZONTAL LINE COUNT	SKEW BITS	DATA ROWS/FRAME		DATA ROW
MODE INTERLACE NON-INTERLACE REG 1	┈┱└┲╼┲╾┳┷┲┸┰┈┲┶	DELAY SC	AN LINES/FRAME	CURSOR CHARCTER	R ADDRESS
SCANS	Z ATA ROW CHARACTERS. X 6 3 2 0	REG 5 7	RTICAL DATA START	CURSOR ROW	ADDRESS

MAXIMUM GUARANTEED RATINGS*

Operating Temperature Range	0°C to + 70°C
Storage Temperature Range	-55°C to + 150°C
Lead Temperature (soldering, 10 sec.)	+ 325°C
Positive Voltage on any Pin, with respect to ground	+ 18.0 V
Negative Voltage on any Pin, with respect to ground	

*Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

NOTE: When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes or "glitches" on their outputs when the AC power is switched on and off. In addition, voltage transients on the AC power line may appear on the DC output. For example, the bench power supply programmed to deliver +12 volts may have large voltage transients when the AC power is switched on and off. If this possibility exists it is suggested that a clamp circuit be used.

DC CHARACTERISTICS

(T_A = 0°C to 70°C, V_{CC} = +5V \pm 5%, V_{DD} = +12V \pm 5%, unless otherwise noted)

PARAMETER	MIN	ТҮР	MAX	UNIT	COMMENTS
INPUT VOLTAGE LEVELS Low Level, V _{IL} High Level, V _{IH}	V _{CC} -1.5		0.8 V _{CC}	v v	
OUTPUT VOLTAGE LEVELS Low Level - V_{OL} for R0-3 Low Level - V_{OL} , all others High Level - V_{OH} for R0-3, DB0-7 High Level - V_{OH} all others	2.4 2.4		0.4 0.4	v v	lOL=3.2 ma lOL=1.6 ma lOH=80μa lOH=40μa
INPUT CURRENT Low Level, I _{IL} (Address, CE only) Leakage, I _{IL} (All inputs except Address, CE)			250 10	μΑ μΑ	$V_{IN}=0.4 V$ $0 \le V_{IN} \le V_{CC}$
INPUT CAPACITANCE Data Bus, C _{IN} DS, Clock, C _{IN} All other, C _{IN}		10 25 10	15 40 15	pF pF pF	
DATA BUS LEAKAGE in INPUT MODE IDB			10	μA	0.4 ≤ V _{IN} ≤ 5.25 V
POWER SUPPLY CURRENT ^I CC IDD		80 40	100 70	mA mA	


AC CHARACTERISTICS

 $(T_{A} = 70^{\circ}C)$

PARAMETER	MIN	ТҮР	MAX	UNIT	COMMENTS
DOT COUNTER CARRY					
frequency	0.5	1	4.0	MHz	Figure 3
PWH	35			ns	Figure 3
PWL	215			ns	Figure 3
t _r , t _f		10	50	ns	Figure 3
DATA STROBE					
PWDS	150ns		10μs	}	Figure 4
ADDRESS, CHIP ENABLE					
Set-up time	125			ns	Figure 4
Hold time	50			ns	Figure 4
DATA BUS - LOADING					
Set-up time	125			ns	Figure 4
Hold time	75			ns	Figure 4
DATA BUS - READING					
T _{DEL2}			125	ns	Figure 4, CL =50pF
TDEL4	5		60	ns	Figure 4, CL =50pF
OUTPUTS, HO-7, HS, VS, BL, CRV		1	1		· · · · ·
CE-TDEL1			125	ns	Figure 3, CL =20pF
OUTPUTS: RO-3, DRO-5					
TDEL3	*		750	ns	Figure 5, CL =20pF

AC TIMING DIAGRAMS


Figure 3




RESTRICTIONS

- 1. Only one pin is available for strobing data into the device via the data bus. The cursor X and Y coordinates are loaded into the chip by presenting one set of addresses and are output by presenting a different set of addresses. Therefore, the standard WRITE and READ control signals from most microprocessors must be "NORed" externally present a single strobe (DS) signal to the device.
- 2. In interlaced mode, the total number of character slots assigned to the horizontal scan must be even to ensure that vertical sync occurs precisely between horizontal sync pulses.

LOAD/READ TIMING Figure 4




SCAN AND DATA ROW COUNTER TIMING Figure 5





GENERAL TIMING Figure 6



COMPOSITE SYNC TIMING Figure 7

