

FEATURES

- □ Organized 32K x 8
- □ Pin compatible with Mostek's BYTEWYDE™ Memory Family
- □ Access Time = Cycle Time
- Static Operation
- Automatic Power Down


- □ CE and OE functions facilitate bus control
- □ Pin 27 no connection permits interchange with static RAM (WE)
- High performance

Part No.	Access Time	Cycle Time
MK38000-25	250 ns	250 ns

DESCRIPTION

The MK38000 is a N-channel silicon gate MOS Read Only Memory, organized as 32,768 words by 8 bits. As a state-ofthe-art device, the MK38000 incorporates advanced circuit techniques designed to provide maximum circuit density

FUNCTIONAL DIAGRAM (MK38000) Figure 1




TRUTH TABLE

CE	ŌĒ	MODE	OUTPUTS	POWER
н	х	Deselect	High-Z	Standby
L	н	Inhibit	High-Z	Active
L	L	Read	D _{OUT}	Active

and reliability with the highest possible performance, while maintaining low power dissipation and wide operating margins.

PIN CONNECTIONS Figure 2



PIN NAMES

AO-A14 CE NC	Address Chip Enable No Connection	OE V _{CC} GND	Output Enable +5 V Ground
		Q0-Q7	Data Outputs

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Terminal Relative to GND1.0 V to +7 V	
Operating Temperature T _A (Ambient)	
Storage Temperature—Ceramic (Ambient)65°C to +150°C	
Storage Temperature—Plastic (Ambient)	
Power Dissipation	
*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute	

maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS^{1,6}

 $(0^{\circ}C \le T_{A} \le + 70^{\circ}C)$

SYM	PARAMETER	MIN	ТҮР	MAX	UNITS	NOTES
V _{cc}	Power Supply Voltage	4.75	5.0	5.25	v	
V _{IL}	Input Logic 0 Voltage	-1.0		0.8	v	8
VIH	Input Logic 1 Voltage	2.0		v _{cc}	V	

DC ELECTRICAL CHARACTERISTICS^{1,6}

 $(V_{CC} = 5 V \pm 5\%) (0^{\circ}C \le T_{A} \le +70^{\circ}C)$

SYM	PARAMETER	MIN	ТҮР	MAX	UNITS	NOTES
I _{CC1}	V _{CC} Power Supply Current (Active)		75	100	mA	5
I _{CC2}	V _{CC} Power Supply Current (Standby)		35	50	mA	7
I _{I(L)}	Input Leakage Current	-10	0.1	10	μΑ	3
I _{O(L)}	Output Leakage Current	-10	0.1	10	μΑ	2
V _{OL}	Output Logic "0" Voltage @ I _{OUT} = 4 mA			0.4	V	
V _{OH}	Output Logic "1" Voltage @ Iout = -1 mA	2.4			v	

AC ELECTRICAL CHARACTERISTICS^{1,4,6,9,10}

 $(V_{CC} = 5 V \pm 5\%) (0^{\circ}C \le T_A \le +70^{\circ}C)$

		-2	25		
SYM	PARAMETER	MIN	MAX	UNITS	NOTES
t _{RC}	Read Cycle Time	250		ns	
t _{AA}	Address Access Time		250	ns	
t _{CEA}	CE Access Time		250	ns	
t _{CEZ}	Chip Enable Data Off Time		40	ns	
t _{CEL}	Chip Enable to Data Bus Active	5		ns	
t _{OEA}	Output Enable Access Time		50	ns	
^t OEZ	Output Enable Data Off Time		40	ns	
t _{ОН}	Output Hold from Address Change	5		ns	


CAPACITANCE

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C)$

SYM	PARAMETER	ТҮР	MAX	UNITS	NOTES
CI	Input Capacitance	5		pF	
C ₀	Output Capacitance	7		pF	5


TIMING DIAGRAM

Figure 3



NOTES:

- 1. All voltages referenced to GND.
- 2. Measured with 0.4 V \leq V₀ \leq 5.0 V outputs deselected and V_{CC} = 5 V.
- 3. VIN = 0 V to 5.25 V.
- 4. Input and output timing reference levels are at 1.5 V for inputs and .8 and 2.0 for outputs.
- 5. Measured with outputs open.
- 6. A minimum of 2 ms time delay is required after the application of V_{CC} (+5) before proper device operation is achieved. \overline{CE} must be at V_{IH} for this time period. CE high.
- 7.
- 8. Negative undershoots to a minimum of -1.5 V are allowed with a maximum of 10 ns pulse width.
- 9. Measured with a load as shown in Figure 4.
- 10. A.C. measurements assume transition time = 5 ns levels GND to 3 V.



DESCRIPTION (continued)

As a member of the Mostek BYTEWYDE Memory Family, the MK38000 allows compatibility between RAM, ROM, and EPROM. The MK38000 can be used as a pin/function density upgrade to the MK37000 8K x 8 bit ROM.

The output enable function controls only the outputs. The $\overline{\text{CE}}$ input can be used for device selection and the $\overline{\text{OE}}$ input used to avoid bus conflicts so that outputs can be 'OR'ed together when using multiplexed or bi-directional busses.

Other system oriented features include fully TTL compatible inputs and outputs. The three state outputs, controlled by the OE input, will drive a minimum of 2 standard TTL loads. The MK38000 operates from a single +5 volt power supply. It is packaged in the industry standard 28 pin DIP. Pin 27 is not connected in order to maintain compatibility with RAMs which use this pin as a write enable (WE) control function.

MK38000 ROM CODE DATA INPUT PROCEDURE

The preferred method of supplying code data to Mostek is in the form of programmed EPROMs (see table). In addition to the programmed set, Mostek requires an additional set of blank EPROMs for supplying customer code verification. When multiple EPROMs are required to describe the ROM, they shall be designated in ascending address space with the numbers 1, 2, 3, etc. As an example, EPROM #1 would start with address space 0000 and go to 1FFF for an 8K x 8 device. EPROM #2 would then start at address space 2000 and so on. A total of four 8K x 8 devices would be required to totally describe the address space of the 32K x 8 MK38000.

A paper printout and verification approval letter will accompany each verification EPROM set returned to the

Any application requiring a high performance high bit density ROM can be satisfied by the MK38000. This device is ideally suited for 8 bit microprocessor systems such as those which can utilize the MK3880. It can offer significant cost advantages over PROM.

OPERATION

The MK38000 is controlled by the chip enable $\overline{(CE)}$ and output enable $\overline{(OE)}$ inputs. A low level at the \overline{CE} input powers up the memory for an active cycle. The output buffers, under the control of \overline{OE} , will become active in \overline{CE} access time (t_{CEA}) if the output enable access time (t_{OEA}) requirement is met.

By maintaining valid address, the outputs will remain valid and active until either \overline{CE} or \overline{OE} is returned to the high state or until an address is changed. After chip deselect time (t_{CEZ}) or output enable deselect time (t_{OEZ}), the output buffers will go to a high impedance state.

customer. Approval is considered to be accepted when the signed verification letter is returned to Mostek. The original set of EPROMs will be retained by Mostek for the duration of the prototyping process.

ACCEPTABLE EPROMs FOR CODE DATA Table 1

EPROM	# REQUIRED
2732	8
2764	4