
Z80 MICROCOMPUTER COMPONENTS Dual Asynchronous Receiver / Transmitter MK DART

FEATURES

- Two independent full-duplex channels with separate modem controls. Modem status can be monitored
- Receiver data registers are quadruply buffered; the transmitter is doubly buffered
- □ Interrupt features include a programmable interrupt vector, a "status affects vector" mode for fast interrupt processing, and the standard Z80 peripheral daisy-chain interrupt structure that provides automatic interrupt vectoring with no external logic
- In X1 clock mode, data rates are 0 to 500K bits/second with a 2.5 MHz clock, or 0 to 800K bits/second with a 4.0 MHz clock
- Programmable options include 1, 1½ or 2 stop bits; even, odd or no parity; and X1, X16, X32 and X64 clock modes
- □ Break generation and detection as well as parity-, overrun- and framing-error detection are available

MK DART PIN FUNCTIONS Figure 1



DESCRIPTION

The MK DART (Dual-Channel Asynchronous Receiver/ Transmitter) is a dual-channel multi-function peripheral component that satisfies a wide variety of asynchronous serial data communications requirements in microcomputer systems. The MK DART is used as a serial-toparallel, parallel-to-serial converter/controller in asynchronous applications. In addition, the device also provides modem controls for both channels. In applications where modem controls are not needed, these lines can be used for general-purpose I/O.

Mostek also offers the MK3884 Z80 SIO, a more versatile device that provides synchronous (Bisync, HDLC and SDLC) as well as asynchronous operation.

The MK DART is fabricated with n-channel silicon-gate depletion-load technology, and is packaged in a 40-pin plastic or ceramic DIP.

PIN ASSIGNMENTS

Figure 2 40 1 D1 39 D2 $D_3 \square$ 2 P5 C 3 38 D7 [4 37 36 INT [5 IORO 35 CE 6 IEI 🗖 34 7 B/Ā 33 MI 8 32 RD 9 Vcc 🗆 MK-DAR W/RDYA 31 GND 10 30 WRDYB RIA C 11 29 RIB RXDA 112 RXCA 13 28 RxDB TXCA 114 27 RXTXCB 26 TXDB TXDA 115 25 DTRB DTRA 116 24 RTSB RTSA 117 23 CTSA 118 CTSB DCDB DCDA 19 22 20 21 RESET CLK [

PIN DESCRIPTIONS

B/A. Channel A Or B Select (input, High selects Channel B). This input defines which channel is accessed during a data transfer between the CPU and the MK DART.

 C/\overline{D} . Control Or Data Select (input, High selects Control). This input specifies the type of information (control or data) transferred on the data bus between the CPU and the MK DART.

CE. Chip Enable (input, active Low). A Low at this input enables the MK DART to accept command or data input from the CPU during a write cycle, or to transmit data to the CPU during a read cycle.

CLK. System Clock (input). The MK DART uses the standard Z80 single-phase system clock to synchronize internal signals.

CTSA, **CTSB**. Clear To Send (inputs, active Low). When programmed as Auto Enables, a Low on these inputs enables the respective transmitter. If not programmed as Auto Enables, these inputs may be programmed as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slow-risetime signals.

D₀-**D**₇. System Data Bus (bidirectional, 3-state) transfers data and commands between the CPU and the MK DART.

DCDA, DCDB. Data Carrier Detect (inputs, active Low). These pins function as receiver enables if the MK DART is programmed for Auto Enables; otherwise they may be used as general-purpose input pins. Both pins are Schmitttrigger buffered.

DTRA, **DTRB**. Data Terminal Ready (outputs, active Low). These outputs follow the state programmed into the DTR bit. They can also be programmed as general-purpose outputs.

IEI. Interrupt Enable In (input, active High) is used with IEO to form a priority daisy chain when there is more than one interrupt-driven device. A High on this line indicates that no other device of higher priority is being serviced by a CPU interrupt service routine.

IEO. Interrupt Enable Out (output, active High). IEO is High only if IEI is High and the CPU is not servicing an interrupt from this MK DART. Thus, this signal blocks low priority devices from interrupting while a higher priority device is being serviced by its CPU interrupt service routine.

INT. Interrupt Request (output, open drain, active Low). When the MK DART is requesting an interrupt, it pulls INT Low.

M1. Machine Cycle One (input from Z80 CPU, active Low). When **M1** and **RD** are both active, the Z80 CPU is fetching an instruction from memory. When **M1** is active while \overline{IORQ} is active, the MK DART accepts **M1** and \overline{IORQ} as an

interrupt acknowledge of the MK DART is the highest priority device that has interrupted the Z80 CPU.

IORQ. Input/Output Request (input from CPU, active Low). **IORQ** is used in conjunction with B/\overline{A} , C/\overline{D} , \overline{CE} and \overline{RD} to transfer commands and data between the CPU and the MK DART. When \overline{CE} , \overline{RD} and \overline{IORQ} are all active, the channel selected by B/\overline{A} transfers data to the CPU (a read operation). When \overline{CE} and \overline{IORQ} are active, but \overline{RD} is inactive, the channel selected by B/\overline{A} is written to by the CPU with either data or control information as specified by C/\overline{D} .

RxCA, **RxCB**. Receiver Clocks (inputs). Receive data is sampled on the rising edge of RxC. The Receive Clocks may be 1, 16, 32, or 64 times the data rate.

RD. Read Cycle Status. (input from CPU, active Low). If **RD** is active, a memory or I/O read operation is in progress.

RxDA, RxDB. Receive Data (inputs, active High).

RESET. Reset (input, active Low). Disables both receivers and transmitters, forces TxDA and TxDB marking, forces the modem controls High, and disables all interrupts.

RIA, **RIB**. Ring Indicator (inputs, active Low). These inputs are similar to CTS and DCD. The MK DART detects both logic level transitions and interrupts the CPU. When not used in switched-line applications, these inputs can be used as general-purpose inputs.

RTSA, RTSB. Request to Send (outputs, active Low). When the RTS bit is set, the RTS output goes Low. When the RTS bit is reset, the output goes High after the transmitter empties.

TxCA, **TxCB**. Transmitter Clocks (inputs). TxD changes on the falling edge of TxC. The Transmitter Clocks may be 1, 16, 32, or 64 times the data rate; however, the clock multiplier for the transmitter and the receiver must be the same. The Transmit Clock inputs are Schmitt-trigger buffered for relaxed rise and fall time requirements (no noise level margin is specified). Both the Receiver and Transmitter Clocks may be driven by the MK3882 Counter Timer Circuit for programmable baud rate generation.

TxDA, TxDB. Transmit Data (outputs, active High).

 $\overline{W/RDYA}$, $\overline{W/RDYB}$. Wait/Ready (outputs, open drain when programmed for Wait function, driven High and Low when programmed for Ready function). These dual-purpose outputs may be programmed as Ready lines for a DMA controller or as Wait lines that synchronize the CPU to the MK DART data rate. The reset state is open drain.

The functional capabilities of the MK DART can be described from two different points of view: as a data communications device, it transmits and receives serial data, and meets the requirements of asynchronous data communications protocols; as a Z80 family peripheral, it

interacts with the Z80 CPU and other Z80 peripheral circuits, and shares the data, address, and control buses, as well as being a part of the Z80 interrupt structure. As a peripheral to other microprocessors, the MK DART offers valuable features such as non-vectored interrupts, polling, and simple handshake capability.

The first part of the following functional description introduces MK DART data communications capabilities; the second part describes the interaction between the CPU and the MK DART.

COMMUNICATIONS CAPABILITIES

The MK DART provides two independent full-duplex channels for use as an asynchronous receiver/transmitter. The MK DART offers transmission and reception of five to eight bits per character, plus optional even or odd parity. The transmitter can supply one, one and a half, or two stop bits per character and can provide a break output at any time. The receiver break detection logic interrupts the CPU both at the start and end of a received break. Reception is protected from spikes by a transient spike rejection mechanism that checks the signal at one-half a bit time after a Low level is detected on the Receive Data input. If the Low does not persist—as in the case of a transient—the character assembly process is not started.

Framing errors and overrun errors are detected and buffered together with the character on which they occurred. Vectored interrupts allow fast servicing of interrupting conditions using dedicated routines. Furthermore, a built-in checking process avoids interpreting a framing error as a new start bit: a framing error results in the addition of one-half a bit time to the point at which the search for the next start bit is begun.

The MK DART does not require symmetric Transmit and Receive Clock signals—a feature that allows it to be used with a MK3882 or any other clock source. The transmitter and receiver can handle data at a rate of 1, 1/16, 1/32, or 1/64 of the clock rate supplied to the Receive and Transmit Clock inputs. When using Channel B, the bit rates for transmit and receive operations must be the same because RxC and TxC are bonded together (RxTxCB).

I/O INTERFACE CAPABILITIES

The MK DART offers the choice of Polling, Interrupt (vectored or non-vectored), and Block Transfer modes to transfer data, status, and control information to and from the CPU. The Block Transfer mode can be implemented under CPU or DMA control.


POLLING

There are no interrupts in the Polled mode. Status registers RRO and RR1 are updated at appropriate times for each function being performed. All the interrupt modes of the MK DART must be disabled to operate the device in a polled environment.

While in its Polling sequence, the CPU examines the status contained in RRO for each channel; the RRO status bits serve as an acknowledge to the Poll inquiry. The two RRO status bits D_0 and D_2 indicate that a data transfer is needed. The status also indicates Error or other special status conditions (see "MK DART Programming"). The Special Receive Condition status contained in RR1 does not have to be read in a Polling sequence because the status bits in RR1 are accompanied by a Receive Character Available status in RRO.

INTERRUPTS

The MK DART offers an elaborate interrupt scheme that provides fast interrupt response in real-time applications. As a member of the Z80 family, the MK DART can be daisy-chained along with other Z80 peripherals for peripheral interrupt-priority resolution. In addition, the



internal interrupts of the MK DART are nested to prioritize the various interrupts generated by Channels A and B. Channel B registers, WR2 and RR2, contain the interrupt vector that points to an interrupt service routine in the memory. To eliminate the necessity of writing a status analysis routine, the MK DART can modify the interrupt vector in RR2 so it points directly to one of eight interrupt service routines. This is done under program control by setting a program bit (WR1, D₂) in Channel B, called "Status Affects Vector." When this bit is set, the interrupt vector in RR2 is modified according to the assigned priority of the various interrupting conditions.

Transmit interrupts, Receive interrupts and External/ Status interrupts are the main sources of interrupts. Each interrupt source is enabled under program control with Channel A having a higher priority than Channel B, and with Receiver, Transmit, and External/Status interrupts prioritized in that order within each channel. When the Transmit interrupt is enabled, the CPU is interrupted by the transmit buffer. (This implies that the transmitter must have had a data character written into it so it can become empty.) When enabled, the receiver can interrupt the CPU in one of three ways:

- · Interrupt on the first received character
- Interrupt on all received characters
- Interrupt on a Special Receive condition

Interrupt On the First Character is typically used with the Block Transfer mode. Interrupt On All Received Characters can optionally modify the interrupt vector in the event of a parity error. The Special Receive Condition interrupt can occur on a character basis. The Special Receive condition can cause an interrupt only if the Interrupt On First Received Character or Interrupt On All Received Characters' mode is selected. In Interrupt On the First Received Character, an interrupt can occur from Special Receive conditions (except Parity Error) after the first receive character interrupt (example: Receive Overrun interrupt).

The main function of the External/Status interrupt is to monitor the signal transitions of the CTS, DCD and RI pins; however, an External/Status interrupt is also caused by the detection of a Break sequence in the data stream. The interrupt caused by the Break sequence has a special feature that allows the MK DART to interrupt when the Break sequence is detected or terminated. This feature facilitates the proper termination of the current message, correct initialization of the next message, and the accurate timing of the Break condition.

CPU, DMA BLOCK TRANSFER

The MK DART provides a Block Transfer to accommodate CPU block transfer functions and DMA block transfers (Z80 DMA or other designs). The Block Transfer mode uses the W/RDY output in conjunction with the Wait/Ready bits of Write Register 1. The W/RDY output can be defined under software control as a Wait line in the CPU Block Transfer mode or as a Ready line in the DMA Block Transfer mode.

To a DMA controller, the MK DART Ready output indicates that the MK DART is ready to transfer data to or from memory. To the CPU, the Wait output indicates that the MK DART is not ready to transfer data, thereby requesting the CPU to extend the I/O cycle.

INTERNAL ARCHITECTURE

The device internal structure includes a Z80 CPU interface, internal control and interrupt logic, and two full-duplex channels. Each channel contains read and write registers, and discrete control and status logic that provides the interface to modems or other external devices.

The read and write register group includes five 8-bit control registers and two status registers. The interrupt vector is written into an additional 8-bit register (Write Register 2) in Channel B that may be read through Read Register 2 in Channel B. The registers for both channels are designated as follows:

WRO-WR5 - Write Registers 0 through 5 RRO-RR2 - Read Registers 0 through 2

The bit assignment and functional grouping of each register are configured to simplify and organize the programming process.

The logic for both channels provides formats, bit synchronization, and validation for data transferred to and from the channel interface. The modem control inputs Clear to Send (CTS), Data Carrier Detect (\overline{DCD}) and Ring Indicator (\overline{RI}) are monitored by the control logic under program control. All the modem control signals are general purpose in nature and can be used for functions other than modem control.

For automatic interrupt vectoring, the interrupt control logic determines which channel and which device within the channel has the highest priority. Priority is fixed with Channel A assigned a higher priority than Channel B; Receive, Transmit and External/Status interrupts are prioritized in that order within each channel.

DATA PATH

The transmit and receive data path illustrated for Channel A in Figure 4 is identical for both channels. The receiver has three 8-bit buffer registers in a FIFO arrangement in addition to the 8-bit receive shift register. This scheme creates additional time for the CPU to service a Receive Character Available interrupt in a high-speed data transfer.

The transmitter has an 8-bit transmit data register that is loaded from the internal data bus, and a 9-bit transmit shift register that is loaded from the transmit data register.

READ CYCLE

The timing signals generated by a Z80 CPU input instruction to read a Data or Status byte from the MK-DART are illustrated in Figure 5.

WRITE CYCLE

Figure 6 illustrates the timing and data signals generated by a Z80 CPU output instruction to write a Data or Control byte into the MK DART.

INTERRUPT ACKNOWLEDGE CYCLE

After receiving an Interrupt Request signal (INT pulled Low), the Z80 CPU sends an Interrupt Acknowledge signal (M1 and IORQ both Low). The daisy-chained interrupt circuits determine the highest priority interrupt requestor. The IEI of the highest priority peripheral is terminated High. For any peripheral that has no interrupt pending or under service, IEO = IEI. Any peripheral that does have an interrupt pending or under service forces its IEO Low.

To ensure stable conditions in the daisy chain, all interrupt status signals are prevented from changing while $\overline{M1}$ is Low. When IORQ is Low coincidental with M1 Low, the highest priority interrupt requestor (the one with IEI High) places its interrupt vector on the data bus and sets its internal interrupt-under-service latch.

Refer to the Z80 SIO Technical Manual for additional details on the interrupt daisy chain and interrupt nesting.

RETURN FROM INTERRUPT CYCLE

Normally, the Z80 CPU issues a RETI (RETurn from Interrupt) instruction at the end of an interrupt service routine. RETI is a 2-byte opcode (ED-4D) that resets the interrupt-under-service latch to terminate the interrupt that has just been processed.

DATA PATH Figure 4

When used with other CPUs, the MK DART allows the user to return from the interrupt cycle with a special command called "Return From Interrupt" in Write Register 0 of Channel A. This command is interpreted by the MK DART in exactly the same way it would interpret an RETI command on the data bus.


MK DART PROGRAMMING

To program the MK DART, the system program first issues a series of commands that initialize the basic mode and then other commands that qualify conditions within the selected mode. For example, the character length, clock rate, number of stop bits, even or odd parity are first set, then the interrupt mode and, finally, receiver or transmitter enable.

Both channels contain command registers that must be programmed via the system program prior to operation. The Channel Select input (B/A) and the Control/Data input (C/\overline{D}) are the command structure addressing controls, and are normally controlled by the CPU address bus.

WRITE REGISTERS

The MK DART contains six registers (WR0-WR5) in each channel that are programmed separately by the system program to configure the functional personality of the channels (Figure 4). With the exception of WRO, programming the write registers requires two bytes. The first byte contains three bits (D_0-D_2) that point to the selected register; the second byte is the actual control word that is written into the register to configure the MK DART.



WR0 is a special case in that all the basic commands (CMD_0-CMD_2) can be accessed with a single byte. Reset (internal or external) initializes the pointer bits D_0-D_2 to point to WR0. This means that a register cannot be pointed to in the same operation as a channel reset.

READ REGISTERS

IORO

RD


IE

DATA

The MK DART contains three registers (RR0-RR2) that can be read to obtain the status information for each channel (except for RR2, which applies to Channel B only). The status information includes error conditions, interrupt vector, and standard communications-interface signals.

To read the contents of a selected read register other than RRO, the system program must first write the pointer byte to WRO in exactly the same way as a write register operation. Then, by executing an input instruction, the contents of the addressed read register can be read by the CPU.

The status bits of RRO and RR1 are carefully grouped to simplify status monitoring. For example, when the interrupt vector indicates that a Special Receive Condition interrupt has occurred, all the appropriate error bits can be read from a single register (RR1).




WRITE REGISTER FUNCTIONS Table 1

 WRO Register pointers, initialization commands for the various modes, etc.
WR1 Transmit/Receive interrupt and data transfer mode definition.
WR2 Interrupt vector (Channel B only)
WR3 Receive parameters and control
WR4 Transmit/Receive miscellaneous parameters and modes
WR5 Transmit parameters and controls

READ REGISTER FUNCTIONS


Table 2

| RRO | Transmit/Receive buffer status, interrupt status and external status |
|-----|--|
| RR1 | Special Receive Condition status |
| RR2 | Modified interrupt vector (Channel B only) |



VECTOR

MK-DART READ AND WRITE REGISTERS Figure 9



11 X64 CLOCK MODE

11 Tx 8 BITS/CHARACTER - DTR


STANDARD TEST CONDITIONS

periods may affect device reliability.

The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin. Standard conditions are as follows:

- $+4.75V \le V_{CC} \le +5.25V$
- GND = 0V
- TA as specified in Ordering Information

All AC parameters assume a load capacitance of 100pF max. Timing references between two output signals assume a load difference of 50pF max.



DC CHARACTERISTICS

| SYM | PARAMETER | MIN | MAX | UNIT | TEST CONDITION |
|--------------------|---|----------------------|-------|------|----------------------------------|
| V _{ILC} | Clock Input Low Voltage | -0.3 | +0.80 | v | |
| v _{iHC} | Clock Input High Voltage | V _{CC} -0.6 | +5.5 | v | |
| V _{IL} | Input Low Voltage | -0.3 | +0.8 | v | |
| V _{IH} | Input High Voltage | +2.0 | +5.5 | v | |
| V _{OL} | Output Low Voltage | | +0.4 | v | I _{OL} = 2.0 m A |
| V _{он} | Output High Voltage | +2.4 | | v | I _{OH} = -250μA |
| I _L | Input/3-State Output Leakage Current | -10 | +10 | μΑ | 0.4 < V < 2.4 V |
| I _{L(R1)} | RI Pin Leakage Current | -40 | +10 | μA | 0.4 < V < 2.4 V |
| I _{cc} | Power Supply Current | | 100 | mA | |

CAPACITANCE

| SYM | PARAMETER | MIN | MAX | UNIT | TEST CONDITION |
|------------------|--------------------|-----|-----|------|----------------|
| с | Clock Capacitance | | 40 | pF | Unmeasured |
| C _{IN} | Input Capacitance | | 10 | pF | pins returned |
| С _{оит} | Output Capacitance | | 10 | pF | to ground |

Over specified temperature range; f = 1 MHz

AC CHARACTERISTICS See Figure 8.1

| | | | МК | MK DART | | MK DART-4 | |
|----|-----------------|--|-----|---------|-----|-----------|------|
| NO | SYM | PARAMETER | MIN | MAX | MIN | MAX | UNIT |
| 1 | TcC | Clock Cycle Time | 400 | 4000 | 250 | 4000 | ns |
| 2 | TwCh | Clock Width (High) | 170 | 2000 | 105 | 2000 | ns |
| 3 | TfC | Clock Fall Time | | 30 | | 30 | ns |
| 4 | TrC | Clock Rise Time | | 30 | | 30 | ns |
| 5 | TwCl | Clock Width (Low) | 170 | 2000 | 105 | 2000 | ns |
| 6 | TsAD(C) | \overline{CE} , C/ \overline{D} , B/ \overline{A} to Clock 1 Setup Time | 160 | | 145 | | ns |
| 7 | TsCS(C) | IORQ, RD to Clock 1 Setup Time | 240 | | 115 | | ns |
| 8 | TdC(DO) | Clock † to Data Out Delay | | 240 | | 220 | ns |
| 9 | TsDI(C) | Data In to Clock 1 Setup Time | 50 | | 50 | | ns |
| 10 | TdRD(DOz) | RD t to Data Out Float Delay | | 230 | | 110 | ns |
| 11 | TdIO(DOI) | IORQ I to Data Out Delay (INTA Cycle) | | 340 | | 160 | ns |
| 12 | TsM1(C) | M1 ↓ to Clock † Setup Time | 210 | | 90 | | ns |
| 13 | TsIEI(IO) | IEI to IORQ ↓ Setup Time (INTA Cycle) | 200 | | 140 | | ns |
| 14 | TdM1(IEO) | $\overline{M1} \downarrow$ to IEO \downarrow Delay (Interrupt immediately preceeding $\overline{M1}$) | | 300 | | 190 | ns |
| 15 | TdIEI(IEOr) | IEI to IEO t Delay (after ED decode) | | 150 | | 100 | ns |
| 16 | TdIEI(IEOf) | IEI ↓ to IEO ↓ Delay | | 150 | | 100 | ns |
| 17 | TdC(INT) | Clock t to INT + Delay | | 200 | | 200 | ns |
| 18 | TdIO (W∕RWf) | ÎORQ ↓ or CE ↓ to W/RDY ↓ Delay (Wait Mode) | | 300 | | 210 | ns |
| 19 | TdC(W/RR) | Clock † to W/RDY + Delay (Ready Mode) | | 120 | | 120 | ns |
| 20 | TdC (W∕RWz) | Clock ↓ to W/RDY Float Delay (Wait Mode) | | 150 | | 130 | ns |

AC CHARACTERISTICS See Figure 8.2

| | | | МК | MK DART | | MK DART-4 | |
|----|------------------|---------------------------------------|-----|---|-----|-----------|----------------|
| NO | SYM | PARAMETER | MIN | MAX | MIN | MAX | UNIT |
| 1 | TwPh | Pulse Width (High) | 200 | | 200 | 1 | ns |
| 2 | TwPl | Pulse Width (Low) | 200 | | 200 | | ns |
| 3 | TcTxC | TxC Cycle Time | 400 | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | 400 | ∞ | ns |
| 4 | TwTxCl | TxC Width (Low) | 180 | ∞ | 180 | ∞ | ns |
| 5 | TwTxCh | TxC Width (High) | 180 | ∞ | 180 | ∞ | ns |
| 6 | TdTxC(TxD) | TxC I to TxD Delay | | 400 | | 300 | ns |
| 7 | TdTxC (W∕RRf) | TxC I to W/RDY I Delay | 5 | 9 | 5 | 9 | Clk Periods |
| 8 | TdTxC(INT) | TxC I to INT I Delay | 5 | 9 | 5 | 9 | Clk Periods |
| 9 | TcRxC | RxC Cycle Time | 400 | ∞ | 400 | ∞ | ns |
| 10 | TwRxCl | RxC Width (Low) | 180 | ∞ | 180 | ∞ | ns |
| 11 | TwRxCh | RxC Width (High) | 180 | ∞ | 180 | ∞ | ns |
| 12 | TsRxD(RxC) | RxD to RxC 1 Setup Time (X1 Mode) | 0 | | 0 | | ns |
| 13 | ThRxD(RxC) | RxD Hold Time (xl Mode) | 140 | | 140 | | ns |
| 14 | TdRxC (W∕RRf) | RxC↑ to W/RDY ↓ Delay (Ready Mode) | 10 | 13 | 10 | 13 | Clk Periods |
| 15 | TdRxC(INT) | RxC t to INT I Delay | 10 | 13 | 10 | 13 | Clk Periods |

In all modes, the Clock rate must be at least five times the maximum data rate.

RESET must be active a minimum of one complete Clock Cycle.

ORDERING INFORMATION

| PART NUMBER | MAXIMUM CLOCK RATE | TEMPERATURE RANGE | PACKAGE |
|-------------|--------------------|-------------------|---------|
| MK DART N | 2.5 MHz | 0°C to 70°C | Plastic |
| MK DART P | 2.5 MHz | 0°C to 70°C | Ceramic |
| MK DART N-4 | 4.0 MHz | O°C to 70°C | Plastic |
| MK DART P-4 | 4.0 MHz | O°C to 70°C | Ceramic |

