# MFC6010

## FM IF AMPLIFIER

#### FM LIMITING IF AMPLIFIER

. . . a monolithic silicon integrated circuit designed especially for 10.7 MHz IF applications.

Highlights Include:

- High Stable Gain @ 10.7 MHz (40 dB typ)
- Low Feedback Capacitance (|y12| = 0.01 mmho typ)
- Non-Saturating Limiting (With Suitable Load)
- Compatible With CA3053 and µA703 (See Figures 7 and 8)

## MAXIMUM RATINGS (T<sub>A</sub> = $+25^{\circ}$ C unless otherwise noted.)

Rating	Symbol	Value	Unit	
Power Supply Voltage	V <sup>+</sup>	20	Vdc	
Output Collector Voltage	V4	20	Vdc	
Input Voltage*	V2, V5	±5.0	Volts	
Power Dissipation @ T <sub>A</sub> = 25 <sup>0</sup> C (Package Limitation)	PD	1.0	Watt	
Derate above 25°C	1/0 JA	10	mW/ <sup>o</sup> C	
Operating Temperature Range	TA	-10 to +75	°c	
*Differential Voltage Swing.				



FM IF AMPLIFIER

**Silicon Monolithic** 


**Functional Circuit** 


FIGURE 1 - Typical Application (10.7 MHz Limiting Amplifier) 5 0.01 µF วิ MFC6010 RATIO DETECTOR 3.5 k = 0.01 µF 0.01 µF 十 \$0.01 µF + ₹225 t AUDIO 840 1 OUT Т

See Packaging Information Section for outline dimensions.

Circuit for ID ID V* = 12 Vdc	Characteristic	Symbol	Min	Тур	Max	Unit
2 3 4	Total Current Drain	ЧD	-	-	10	mA
5	Output Quiescent Current	۱a	1.75	3.2	5.0	mA
56 ±	Output Saturation Voltage	V(sat)	-	3.5	-	Volts
Circuit for io	Forward Transadmittance	Y21	25	-	-	mmhos
	Reverse Transadmittance	12	-	0.01	-	mmho
×6 ↓ 10	Input Capacitance	Cin	-	6.0	-	pF
ircuit for   y21  V* = 12 Vdc	Input Conductance	G <sub>in</sub>	-	0.4	-	mmho
240	Output Capacitance	Cout	-	2.5	-	pF
0.01 µF 2 3 ± 0.01 0.01 µF 2 4 ± 0.01 0.01 µF 2 4 ± 0.01	Output Conductance	Gout	-	35	-	μmhos
50 5 0 1 10 mVrms 5 96 1	Noise Figure ( $R_S = 750 \Omega$ )	NF	-	7.0	-	dB
10.7 MHz	Maximum Stable Gain (Stern Factor = 3)	Av	-	40	-	dB
〒 <sup>0.01 µF</sup>	Input Voltage (3.0 dB Limiting)	ein	-	60	_	mV

## ELECTRICAL CHARACTERISTICS (V<sup>+</sup> = 12 Volts, f = 10.7 MHz, T<sub>A</sub> = +25<sup>o</sup>C, unless otherwise noted.)










FIGURE 4 - CURRENT DRAIN AND OUTPUT CURRENT



## **TEST CIRCUITS**

#### FIGURE 5 - POWER-GAIN TEST CIRCUIT



# MFC6010 (continued)

#### APPLICATIONS INFORMATION


Because of the low reverse transfer admittance of the MFC6010, stability will be dependent mainly upon circuit layout. With careful design, very high gain (in the order of 40 dB) may be achieved at 10.7 MHz. The bias and supply currents may be varied from their normal values (shown in Figure 4) by shunting additional resistance from pin 6 to ground or to the supply line. Although less gain may be realized when using the MFC6010

Although less gain may be realized when using the MFC6010 as a limiter, it is recommended that it be operated in a non-saturated mode. This mode of operation results in a high output impedance at limiting. Therefore the operation of the demodulator circuit is not subject to variable loading of the limiter output.

In order to avoid driving the amplifier transistor components of the MFC6010 into saturation, the load resistance must be chosen to ensure that current limiting occurs before the collector voltage drops to a value low enough to forward bias the collectorbase junction. In a transformer coupled circuit, the maximum allowable load can be derived from

$$R_{L} = \frac{2(V^{+} - V_{5})}{I_{0}}$$

where values for  $I_{\rm O}$  may be determined from Figure 4 (providing the bias currents have not been altered from their normal values). In order to avoid degradation of AM rejection, the input signal should not exceed one volt (rms).



Foil patterns shown are intended to show pin-for-pin interconnection. Any change in the number of components is dictated by the requirements of the individual design.