MCM4064AL MCM4064L

Advance Information/New Product

64-BIT RANDOM ACCESS MEMORY

The MCM4064AL/4064L is a 64-Bit random access memory organized as a 16-word by 4-bit array. Schottky-diode-clamped transistors are utilized to obtain fast switching speeds, and Schottky clamp diodes are used on all inputs to provide minimum line reflection. The high speed of this memory makes it ideal in scratch pad operation.

Address decoding is incorporated in the circuit providing 1-of-16 decoding from the four address lines. Separate Data In and Data Out lines, together with a Chip Enable, provide for easy expansion of memory capacity. A Write Enable is provided to enable data presented at the Data In lines to be entered at the addressed storage cells. When writing, Data Out is the complement of the Data In.


The open-collector output transistors are also Schottky barrier devices and combine greater current sinking capability with lower leakage currents, thereby increasing the wire-or capability of these devices.

Features:

- Both Minimum and Maximum Access Times Specified
- Binary Addressing
- Chip Enable for Memory Expansion
- Outputs May Be "Wire ORed"
- Logic Levels Compatible with MDTL and All MTTL Families
- Low-Voltage Input Clamp Diodes
- Access Time < 60 ns
- Power Dissipation Typically 6 mW/bit
- Outputs Sink 15 mA

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
|--|----------------|-------------|------|
| Supply Voltage | Vcc | 7.0 | Vdc |
| Input Voltage - All Inputs | Vin | 5.5 | Vdc |
| Output Voltage - All Outputs | V _D | 5.5 | Vdc |
| Output Current | I D | 100 | mAdc |
| Operating Temperature Range MCM4064AL (Case 638) | TA | 0 to +85 | °C |
| Thermal Resistance, Junction to Ambient (Typical) | AL | 80 | °C/W |
| Thermal Resistance, Junction to Case (Typical) | θJC | 45 | °C/W |
| MCM4064L (Case 620) | | 0 to +70 | °C |
| Thermal Resistance, Junction to Ambient (Typical) | θJA | 110 | °C/W |
| Thermal Resistance, Junction to Case (Typical) | θJC | 60 | °C/W |
| Storage Temperature Range | ⊤stg | -65 to +160 | °C |



64-BIT RANDOM ACCESS MEMORY

MCM4064AL

CASE 638

MCM4064L

CASE 620


| Characteristic | Symbol | Min | Тур | Max | Unit |
|---|------------------|----------|-----|------|------|
| Input Forward Current – All Inputs (V _{IL} = 0.4 Vdc, V _{CC} = 5.25 Vdc) | ١۴ | _ | - | 1.6 | mAdc |
| Input Leakage Current - All Inputs (VIH = VCC = 5.25 Vdc) | I _R | - | - | 80 | μAdc |
| Input Clamp Voltage – All Inputs (I _{in} = -5.0 mAdc, V _{CC} = 4.75 Vdc) | VC | - | - | -1.0 | Vdc |
| Input Logic Levels – All Inputs (V _{CC} = 5.0 Vdc) "0" Level "1" Level | VIL VIH | _ 2.0 | | 0.8 | Vdc |
| Logic "0" Output Voltage – All Outputs (V _{CC} = 4.75 Vdc, I _{OL} = 15 mAdc) | VOL | - | - | 0.45 | Vdc |
| Output Leakage Current – All Outputs (V _{CC} = V _{CEX} = 5.25 Vdc) | ICE X | - | - | 100 | µAdc |
| Power Supply Current (V _{CC} = 5.25 Vdc, all inputs except WE grounded)* | 'cc | - | - | 105 | mAdc |
| Input Capacitance – All Inputs (V _{in} = 2.0 Vdc, V _{CC} = 5.0 Vdc) | C _{in} | _ | 6.0 | - | pF |
| Output Capacitance – All Outputs (V _{Out} = 2.0 Vdc, V _{CC} = 5.0 Vdc) | C _{out} | _ | 8.0 | - | pF |

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ Vdc}, T_A = 25^{\circ}\text{C}$)


| Characteristic | Symbol | Min | Тур | Max | Unit |
|--|-------------------|-----|-----|-----|------|
| Access Times - Address Input or Chip Enable to Output Delay. | tA+B+ | 15 | - | 60 | ns |
| (See Figures 1 and 2) | t _{A-B-} | 15 | - | 60 | |
| | tA+B- | 15 | - | 60 | |
| | tA-B+ | 15 | - | 60 | |
| | tCE+B+ | 15 | - | 60 | |
| | tCE-B- | 15 | - | 60 | |
| Write Pulse Width (See Figures 1 and 3) | t _{wp} | 40 | - | _ | ns |
| Write Recovery Time (See Figures 1 and 3) | twr | _ | - | 50 | ns |
| Address and Data Hold Time After Write (See Figures 1 and 3) | ^t HAW | 5.0 | - | - | ns |


*Worst-case dc input condition.


BLOCK DIAGRAM



MCM4064AL, MCM4064L (continued)









CHIP ENABLE ADDRESS DATA OUT












FIGURE 2 - ACCESS TIME DEFINITIONS




TYPICAL ACCESS TIMES

CHIP ENABLE TO OUTPUT FIGURE 7 - VARIATIONS WITH LOAD CAPACITANCE 70 (us) ACCESS TIME, CHIP ENABLE TO OUTPUT (60 50 t---VCC = 5.0 Vdc IOL = 15 mA 40 TA = 25°C t++ 30 20 50 100 150 200 ō CL, LOAD CAPACITANCE (pF)










FIGURE 6 - VARIATIONS WITH TEMPERATURE

100

CL, LOAD CAPACITANCE (pF)

VCC = 5.0 Vdc IOL = 15 mA

TA = 25°C

200

150

40


30


20

ō

t-

50





TYPICAL DC CHARACTERISTICS

APPLICATIONS INFORMATION

The MCM4064 64-bit MTTL RAM has several features which should be considered when designing larger systems with this device.

 <u>Chip Enable</u> – This input essentially turns off the device when in the high state. The chip will neither read out nor write in data when disenabled. The open collector output devices allow Wire ORing or phantom logic for expansion into larger systems. Graphs in this data sheet show the relationship between access time and capacitance on the output due to Wire ORing.

2. <u>Write Enable</u> – The WE input gates the data on the data input leads into the memory cells. The output amplifiers are tied directly to the write amplifiers and follow as the inverse of the input for either state of CE as long as WE is tow. There is, however, a "glitch" on the output lines just after WE returns high or goes low. For proper writing into the memory, the address and data hold time after writing (t_{HAW}) must be greater than 5.0 ns.

3. The address inputs have standard TTL-compatible input thresholds and standard TTL loading rules can be used.

The data outputs have open-collector, Schottky-clamped transistors and can be wire ORed with the incumbent cost in propagation delay. Typical output capacitance is specified for aid in system design.

Figure 12 shows a typical system design using TTL logic and the MCM4064 as a main frame store. This figure will be used to discuss several design considerations.

The four address inputs of the MCM4064 are common to all devices in the system. The gates driving these addresses have a fanout of eight, which is a typical and reasonable TTL fanout. In the diagram, each address driver shown represents four devices, one for each address. Thus, 8 x 4 or 32 inverters are required for address driving.

The chip enable inputs are used for further address expansion and a one-of-eight decoder (MC4006) is used for selecting one chip of eight with Wired OR outputs. Again a TTL fanout of eight is used. This chip enable decodings adds three address bits, A5, A6 and A7.

The memory chips are Wire-ORed in sections of eight. This figure of eight is used as a trade-off in decoding array time versus increase in access time due to output capacitance. The eight out-

puts at 8.0 pF each, plus an average of 5.0 pF for board capacitance give a total of slightly more than 100 pF for a total typical access time (from Figure 5) of about 50 ns. Each section of eight memory chips is connected to a one-of-four data selector (MC4000) which selects one of four sections. This adds a further two address bits, A8 and A9, for a total of 512 address locations. A one-offour decoder is required for each data output and eight selectors, or four MC4000 devices, are required for the system. Four selectors give output bits D1 through D4 and the second set provides D5 through D8 from a second 8 x 4 array of memory devices.

The input data drivers shown in Figure 12 also represent four inverters, one for each data input bit, in the same manner as the address drivers and output selectors. The input data is distributed in common to both 8 x 4 memory arrays. The particular column of eight MCM4064's for which the data is intended is selected by the MC4007 data selectors which drive the write enable inputs. Only one of the eight MCM4064's in the columns will actually write in this data and is selected by the chip enable input. Thus only one device in the 8 x 4 array will actually accept the input data: that device chosen by the coincidence of the CE and WE lines.

The entire system shown, therefore, constitutes a 512-word by 8-bit memory and requires the following devices:

| 64 | MCM4064 | 64 bit memories |
|----|---------|----------------------------|
| 4 | MC4000 | One-of-four data selectors |
| 1 | MC4006 | One-of-eight decoders |
| 1 | MC4007 | One-of-four decoders |
| | 1107101 | |

11 MC7404 Hex inverters

The system access time is the total of the input decoding times, memory access times, and output selection delay times. However, this may be decreased for read-read cycles by utilizing the maximum and minimum access times. Thus, if one changes the address or chip enable inputs every 60 ns, there is at least 15 ns of valid data on the memory output. Therefore, an output buffering scheme which can latch up the memory contents within 15 ns could be used to reduce the read-read access time to 60 ns plus the address/chip enable skew times which are invariably present. A similar technique could be used for read-write and write-write cycles.

