



MC7476P*



P suffix = 16-pin plastic package (Case 612)
 See General Information section for package outline dimensions.



CLOCK 6 0 11	776 Test Lim 7476 Test Lim 0 to +70°C Max U		Am					IGE VALU	ES (All I	TEST CURRENT/VOLIAGE VALUES (All Temperatures)	nres)			
Symbol Test Symbol Test Symbol Test Set Set	76 Test L Max Max -1.6								Volts					
Pin Under	76 Test L 10 +70° Max Max		lor	НОН	V _{II}	V _{IH}	VIHH	> ×	V#1	Vtho	Vcc	Vcct	V _{ссн}	
Symbol Test Under Set Se	76 Test L to +70° Max		16	-0.4	0.4	-	5.5	4.5	2.0	8.0	5.0	4.75	5.25	
Symbol Test Min Symbol Test Min Nin Nin	Max -1.6	simits		TES	T CURF	ENT/V	OLTAGE	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:	TO PINS	LISTED	BELOW			
J IF 4 16 16 16 16 17 16 17 17		ţ	lor	-ы	٧,	V.	V IHH	۸ «	V _{th 1}	V _{th} o	Vcc	Vccı	VCCH	Gnd
F 16 16 16 16 16 16 17 16 17 16 17 17	_	mAdc	,	1	4	,		1,3*	,	ı	i		ıc	6,9,12,13
Reset 2 2 2 2 2 2 2 2 2	0	_	ı	,	16	1	,	1,2*	1	j.	į.	1	_	_
Clock J	-3.5		. 1		v 69 r			4,16			1 1	i).		
J T _{R1} 4 2 2 2 2 2 2 2 2 2	•		1.1	11			, ,	3*,4,16	(1)	Ü	11	1 1		
No. No.	H	μAdc		ā		4	į		2=	1	i	ā	5	1,3,6,9,12,13
T _{R2} 14 - 18 - 18 - 19 - 19 - 19 - 19 - 19 - 19	40		1		,	16	ı	•	,	,	î	į		1,2,6,9,12,13
1** - 1 R2 4 - 1 2 2 - 1 1 1 - 1	9 -					N m				, ,		i		1,6,9,12,13,16
LR2 4 16 - 18 - 18 - 18 - 19 - 19 - 19 - 19 - 19	-	-	į.	,	6	-	ï	,	1		i	i		2,3,4,6,9,12,13,16
7.7 16 2 3 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1.0	mAdc		-	١,	1	4			Ŷ	3	- 1	2	1,3,6,9,12,13
n 8 1	5	_	,	•		,	16	,	•	i	1	÷	_	1,2,6,9,12,13
0 1				1		,	0 0	•	ı	i	1	î.		1,6,9,12,13,16
	•	•	. ,	1 1		, ,	o		, ,	ř	1 1		-	2,3,4,6,9,12,13,16
Output Voltage VoL 14 - 0.40	0.40	Vdc	14	11		1.1	6.1	0.3	ജ	8 18	1.1	ຄວ	111	6,9,12,13 6,9,12,13
V _{OH} 14 2.4 -		Vdc	4.1	14	1.1	7.1	11	1.1	3	2 3	1.1	5	1.1	6,9,12,13 6,9,12,13
Short-Circuit Current ¹ SC 14 -18 -57 -57	-57	mAdc mAdc		11	11	111	1.1	1.5	1-1-	1.1	1-1	1.6	ລວ	3,6,9,12,13,14 2,6,9,12,13,15
Power Requirements (Total Device)														
Power Supply Drain IPD 5 - 32 32 - 32		mAdc mAdc		i i	100	11	9.1	1.1	1.1	1.1	2 2	1.1	11	2,7,13

*Momentarily ground pin prior to taking measurement. **Under normal operating conditions this current is negative. This test guarantees that positive leakage will not exceed the limit shown.

OPERATING CHARACTERISTICS

Data must be applied to the J-K inputs while the clock is low. When the clock input goes to the positive logic "1" state, the data at the J and K inputs is transferred to the master section, where it is stored until the clock changes to the positive logic "0" state. Data at the J and K inputs must not be changed while the clock is high. When the clock returns to the positive logic "0" state, information in the master section is transferred to the slave section.

Application of a logic "0" to the RESET input will force the Q output to the logic "1" state. The RESET input overrides the clock.

Since no charge storage is involved in this flip-flop, rise and fall times are not important to its operation. Clock fall times as long as 1.0 μs will not adversely affect the operation of the flip-flop. The clock pulse need only be wide enough to allow the data to settle in the master section. This time, which is the setup time for a logic "1", is 20 ns minimum.

Transistors Q_{Δ} have been added to the standard flip-flop circuit to protect the device against negative clock transients. This addition prevents both outputs from changing to the logic "1" state when transients in excess of -2.0 V appear at the clock.

SWITCHING TIME TEST CIRCUIT 5.0 Vdc COAX* COAX 390 TPout MMT2368 OR EQUIV 950 ±1.0% MMD7000 950 ± 1.0% OR EQUIV CT PULSE 50 pF MMT2368 GENERATOR OR EQUIV t- = t+ ≤ 5.0 ns 950 f = 10 MHz for waveform A ±1.0% 1.0 MHz for waveforms B, E, and F TPout COAX** 390 5.0 Vdc Two pulse generators are required and must be slaved together for testing SET and RESET. Only one pulse generator is required for J, K, and CLOCK tests. *Resistor used only when that input is under test. **The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent. C_T = 15 pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.

MC7476P (continued)

OPERATING CHARACTERISTICS (continued)


TEST PROCEDURES

(Letters shown in test columns refer to waveforms.)

	0.44001		INF	PUT			ā	LIMITS		
TEST	SYMBOL	Ē	J, K	R	\$	a		Min	Max	Unit
Toggle Frequency	fTog	A	Α	2.4 V	2.4 V	t		10	ı	MHz
Turn-On Delay	^t pd-	В	В	2.4 V	2.4 V	С	С	_	50	ns
Turn-Off Delay	tpd+	В	В	2.4 V	2.4 V	D	D	_	50	ns
Turn-On Delay	tsd-	2.4 V	2.4 V	E	F	G	н	10	50	ns
Turn-Off Delay	t _{sd+}	2.4 V	2.4 V	E	F	G	н	10	50	ns
Enable Voltage	VEN	В	2.0 V	2.4 V	2.4 V	t	t	†	1	
Inhibit Voltage	VINH	В	0.8 V	2.4 V	2.4 V	‡	‡	‡	_	-

[†]Output shall toggle with each input pulse.

VOLTAGE WAVEFORMS AND DEFINITIONS



[‡]Output shall NOT toggle.