# MC68175

## Advance Information FLEXchip™ SIGNAL PROCESSOR

The FLEX<sup>™</sup> protocol is a multi-speed, high-performance protocol adopted by leading service providers worldwide as a de facto paging standard. The FLEX protocol gives service providers the increased capacity, added reliability, and enhanced pager battery performance they need today. It also provides an upward migration path to the service provider that is completely transparent to the end user.

The MC68175 FLEXchip<sup>TM</sup> IC is part of a total solution available from Motorola for providing FLEX capabilities in a low-power, low-cost system. The FLEXchip simplifies implementation of a FLEX paging device by interfacing with any of several off-the-shelf paging receivers, such as the MC13150 or MC3374, and any of several off-the-shelf host microcontroller/microprocessors. The primary function of the FLEXchip is to process information received and demodulated from a FLEX-radio paging channel, select messages addressed to the paging device, and communicate the message information to the host. The host interprets the message information in an appropriate manner (numeric, alphanumeric, binary, etc.) and handles all the I/O activity. The FLEXchip IC also operates the paging receiver in an efficient power consumption mode and enables the host to operate in a low power mode when message information for the paging device is not being received. **Figure 1** shows the MC68175 functional block diagram.




Figure 1 MC68175 Functional Block Diagram

This document contains information on a new product. Specifications and information herein are subject to change without notice.



Rev. 1

### TABLE OF CONTENTS

SECTION 1	SIGNAL/CONNECTION DESCRIPTIONS1-1
SECTION 2	SPECIFICATIONS
SECTION 3	PACKAGING
SECTION 4	DESIGN CONSIDERATIONS4-1
SECTION 5	ORDERING INFORMATION
APPENDIX A	FLEX SIGNAL OVERVIEW A-1
APPENDIX B	SPI PACKET DESCRIPTION AND HANDLING B-1
APPENDIX C	FLEXCHIP IC APPLICATION NOTES

#### FOR TECHNICAL ASSISTANCE:

Telephone:	1-800-521-6274
Email:	dsphelp@dsp.sps.mot.com
Internet:	http://www.motorola-dsp.com

## **Data Sheet Conventions**

This data sheet uses the following conventions:

OVERBAR	Used to indicate a signal that is active when pulled low (For example, the $\overline{\text{RESET}}$ pin is active when low.)				
"asserted"	Means that a high true (active high) signal is high or that a low true (active low) signal is low				
"deasserted"	Means that a high true (active high) signal is low or that a low true (active low) signal is high				
Examples:	Signal/Symbol	Logic State	Signal State	Voltage	
	PIN	True	Asserted	$V_{IL}/V_{OL}$	
	PIN	False	Deasserted	$V_{IH}/V_{OH}$	
	PIN	True	Asserted	$V_{IH}/V_{OH}$	
	PIN	False	Deasserted	$V_{IL}/V_{OL}$	

Note: Values for  $V_{IL}, V_{OL}, V_{IH},$  and  $V_{OH}$  are defined by individual product specifications.

## FEATURES

- FLEX paging protocol signal processor
- Sixteen programmable user address words
- Sixteen fixed temporary addresses
- 1600-, 3200-, and 6400-bits-per-second decoding
- Any-phase or single-phase decoding
- Uses standard Serial Peripheral Interface (SPI) in Slave mode
- Allows low current Stop mode operation of host processor
- Highly programmable receiver control
- Real-time clock time base
- FLEX software fragmentation and group messaging support
- Real time clock over-the-air update support
- Compatible with synthesized receivers
- Low Battery Indication (external detector)
- 1.8 to 3.3 V low power operation
- 32-pin Thin Quad Flat Pack (TQFP) package

## **ADDITIONAL SUPPORT**

FLEX System Software from Motorola is a family of software components for building worldclass products incorporating messaging capabilities. FLEXstack<sup>™</sup> Software is specifically designed to support the FLEXchip IC. FLEXstack Software runs on a product's host processor and takes care of communicating with the FLEXchip IC and fully interpreting the codewords that are passed to the host from the FLEXchip IC.

## DOCUMENTATION

This document is the primary document supporting the MC68175 FLEXchip IC. Documentation is available from a local Motorola distributor, a Motorola semiconductor sales office, a Motorola Literature Distribution Center, or through the Motorola DSP home page on the Internet (the source for the latest information).

#### MC68175

### Documentation

# SECTION 1

# SIGNAL/CONNECTION DESCRIPTIONS

## SIGNAL GROUPINGS


The input and output signals of the MC68175 are organized into six functional groups, as shown in **Table 1-1** and as illustrated in **Figure 1-1**.

Functional Group	Number of Signals	Detailed Description
Power Input and Monitoring	7	Table 1-2
Processor Clocks	1	Table 1-3
Reset	1	Table 1-4
Current Symbol Inputs	2	Table 1-5
Serial Peripheral Interface (SPI)	5	Table 1-6
Receiver Control Port	8	Table 1-7

#### Table 1-1 MC68175 Functional Signal Groupings

Figure 1-1 is a diagram of MC68175 signals by functional group.

#### Power Input and Monitoring



AA1220

Figure 1-1 Signals Identified by Functional Group

### POWER INPUT AND MONITORING

Table 1-2         Power Input, Monitoring, and Control Sig
--

Power Name	Description
V <sub>DD</sub>	<b>Power</b> — $V_{DD}$ is the input power for the IC.
V <sub>SS</sub>	<b>Ground</b> —V <sub>SS</sub> is ground connection for the IC.
LOBAT	<b>Low Battery</b> —LOBAT provides an input signal to indicate to the IC when external battery power is going low.

# PROCESSOR CLOCK

Signal Name	Туре	State During Reset	Signal Description
CLKOUT	Output	Indeterminate	<b>Clock Output</b> —This is typically a 38.4 kHz clock output (derived from 76.8 kHz oscillator).
SYMCLK	Output	Indeterminate	<b>Recovered Symbol Clock</b> —Data is synchronized to the internal clock and this recovered clock output enhances lockon capability by reducing jitter from cable-induced noise.
EXTAL	Input	Input	<b>External Clock/Crystal Input</b> —EXTAL interfaces the internal crystal oscillator input to a 76.8 kHz crystal input or other external input clock.
XTAL	Output	Indeterminate	<b>External Clock/Crystal Output</b> —This is typically a 76.8 kHz clock output.
OSCPD	Input	Input	<b>Oscillator Power Down</b> —This input determines whether the internal oscillator is used. Connect this pin to $V_{SS}$ when using the 76.8 kHz crystal input. Connect this pin to $V_{DD}$ when using an external input clock signal.

**Table 1-3**Processor Clock Signals

## RESET

Table 1-4Test and Reset Signals

Signal Name	Туре	State During Reset	Signal Description
RESET	Input	Input	<b>Reset</b> —This input is a direct hardware reset on the FLEXchip IC. When RESET is asserted low, the FLEXchip IC is initialized and placed in the Reset state.

## **CURRENT SYMBOL INPUTS**

Table 1-5	Interrupt and Mode Control
-----------	----------------------------

Signal Name	Туре	State During Reset	Signal Description
EXTS1	Input	Input	<b>External Symbol 1</b> —This is the Most Significant Bit (MSB) of the symbol being tested.
EXTS0	Input	Input	<b>External Symbol 0</b> —This is the Least Significant Bit (LSB) of the symbol being tested.

Serial Peripheral Interface (SPI)

## SERIAL PERIPHERAL INTERFACE (SPI)

Signal Name	Signal Type	State During Reset	Signal Description
SCK	Input	Input	<b>SPI Serial Clock</b> —The SCK signal is an input, and the clock signal from the external master synchronizes the data transfer. The SCK signal is ignored by the SPI if the Slave Select ( $\overline{SS}$ ) signal is not asserted.
SS	Input	Input	<b>SPI Slave Select</b> —This signal is used to enable the SPI slave for transfer.
MOSI	Input	Input	<b>SPI Master-Out-Slave-In</b> —Since the MC68175 is always a slave device, this is the data input for SPI communications. The MOSI signal is used in conjunction with the MISO signal for transmitting and receiving serial data.
MISO	Output	Tri-stated	<b>SPI Master-In-Slave-Out</b> —Since the MC68175 is always a slave device, this is the data output for SPI communications. The MISO signal is used in conjunction with the MOSI signal for transmitting and receiving serial data.
READY	Output	Output, driven high	<b>SPI Ready</b> —This signal is driven low when the FLEXchip IC is ready for an SPI packet.

### Table 1-6 Serial Peripheral Interface (SPI) Signals

## **RECEIVER CONTROL PORT**

Table 1-7   Rece	iver Control	Port Signals
------------------	--------------	--------------

	gnal ame	Signal Type	State During Reset	Signal Description
S0-	-S7	Output	Tri-stated	<b>Serial Port 0–Serial Port 7</b> —These signals are the eight receiver control ports.

<del>dsp</del>

# SECTION 2

# **SPECIFICATIONS**

## INTRODUCTION

The MC68175 is fabricated in high density CMOS with Transistor-Transistor Logic (TTL) compatible inputs and outputs.

### MAXIMUM RATINGS

## CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ).

**Note:** In the calculation of timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification will never occur in the same device that has a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

#### Thermal characteristics

Rating <sup>1</sup>	Symbol	Value <sup>1, 2</sup>	Unit
Supply Voltage	V <sub>CC</sub>	-0.3 to +3.6	V
All input voltages	V <sub>IN</sub>	$GND - 0.5$ to $V_{CC} + 0.5$	V
Current drain per pin excluding $V_{\mbox{\scriptsize DD}}$ and $V_{\mbox{\scriptsize SS}}$	Ι	10	mA
Operating temperature range	T <sub>A</sub>	-30 to +85	°C
Storage temperature	T <sub>STG</sub>	-55 to +150	°C
Notes: 1. GND = 0 V, $V_{CC}$ = 1.8 to 3.3 V, $T_A$ = 0°C to 2. Absolute maximum ratings are stress rating		nctional operation at the maximu	m is not

 Table 2-1
 Maximum Ratings

2. Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the maximum rating may affect device reliability or cause permanent damage to the device.

## THERMAL CHARACTERISTICS

Table 2-2	Thermal	Characteristics

Characteristic	Symbol	TQFP Value	Unit
Junction-to-ambient thermal resistance	$R_{\theta JA}$ or $\theta_{JA}$	95	°C/W
Thermal characterization parameter	21	°C/W	
Note: Junction-to-ambient thermal resistance is based on me Circuit Board per SEMI G38-87 in natural convection. International, 805 East Middlefield Rd., Mountain Vie with the parts mounted on thermal test boards meetin	(SEMI is Semicondu w, CA 94043, (415) 9	ctor Equipment and 64-5111) Values we	d Materials

## DC ELECTRICAL CHARACTERISTICS

Characteristics	Symbol	Min	Тур	Max	Unit
Supply voltage	V <sub>CC</sub>	1.8	2.0 or 3.3	3.6	V
Input high voltage RESET, SS, SCK, MOSI All other inputs	V <sub>IH</sub>	$\begin{array}{c} 0.75 \times V_{DD} \\ 0.7 \times V_{DD} \end{array}$		V <sub>CC</sub> V <sub>CC</sub>	V V
Input low voltage	V <sub>IL</sub>	_	_	$0.2  imes V_{DD}$	V
Input leakage current	I <sub>IN</sub>	-0.25	_	0.25	μA
High impedance (off-state) input current (@ 1.44 V /0.3 V)	I <sub>TSI</sub>	-10		+10	μΑ
Output high voltage ( $I_{OH} = -1.0 \text{ mA}$ )	V <sub>OH</sub>	$0.8 \times V_{DD}$	_		V
Output low voltage (I <sub>OL</sub> = 2.8 mA)	V <sub>OL</sub>	—	_	0.3	V
Internal Supply Current	I <sub>CC</sub>	—	100		μA
Input capacitance	C <sub>IN</sub>		10		pF
Note: The Internal Supply Current value is	s for static I	cc.			

 Table 2-3
 DC Electrical Characteristics

## AC ELECTRICAL CHARACTERISTICS

The timing waveforms in the AC Electrical Characteristics are tested with a  $V_{IL}$  maximum of  $0.2 \times V_{DD}$  in V and a  $V_{IH}$  minimum of  $0.7 \times V_{DD}$  in V for all inputs. AC timing specifications that are referenced to a device input signal are measured in production with respect to the 50% point of the respective input signal's transition. MC68175 output levels are measured with the production test machine  $V_{OL}$  and  $V_{OH}$  reference levels set at  $0.3 \times V_{DD}$  in V and  $0.6 \times V_{DD}$  in V, respectively.

Initialization Timing

## **INITIALIZATION TIMING**

 $(VCC = 1.8 \text{ to } 3.6 \text{ V}, \text{ TA} = -30 \text{ to} + 85^{\circ}\text{C})$ 

Characteristic	Conditions	Symbol	Min	Max	Unit			
Oscillator Start-up Time		t <sub>START</sub>	_	5	sec			
RESET Hold Time		t <sub>RESET</sub>	200		ns			
RESET High to READY Low		t <sub>RHRL</sub>	76,800	76,800	Т			
Oscillator Warmed Up to $\overline{\text{READY}}$ Low $C_L = 50 \text{pf}$ $t_{\text{OWRL}}$ $-$ 1sec								
Note: T is one period of the 76.8 kHz clock source. From power-up, the oscillator start-up time can impact the availability and period of clock strobes. This can affect the actual <b>RESET</b> high to <b>READY</b> low timing.								

#### Table 2-4 Initialization Timing




Figure 2-1 Startup Timing

**RESET Timing** 

## **RESET TIMING**

 $(VCC = 1.8 \text{ to } 3.6 \text{ V}, \text{ TA} = -30 \text{ to } 85^{\circ}\text{C})$ 

Characteristic	Conditions	Symbol	Min	Max	Unit
RESET Pulse Width	_	t <sub>RL</sub>	200		ns
RESET Low to READY High	_	t <sub>RLRH</sub>		200	ns
RESET High to READY Low	Requires stable 76.8 kHz clock source	t <sub>RHRL</sub>		1	sec




Figure 2-2 Reset Timing

### Serial Peripheral Interface (SPI) Timing

## SERIAL PERIPHERAL INTERFACE (SPI) TIMING

(V<sub>CC</sub> = 1.8 to 3.6 V, T<sub>A</sub> = -30 to +85°C)

#### Table 2-6 SPI Timing

Characteristic	Conditions	Symbol	Min	Max	Unit
Operating Frequency	_	f <sub>OP</sub>	0	1	MHz
Cycle Time		t <sub>CYC</sub>	1000	_	ns
Select Lead Time		t <sub>LEAD1</sub>	200	_	ns
De-select Lag Time		t <sub>LAG1</sub>	200	_	ns
Select-to-Ready Time	Previous packet did not program an address word; $C_L = 50 \text{ pf}$	t <sub>RDY</sub>	_	80	μs
Select-to-Ready Time	Previous packet programmed an address word; $C_L = 50 \text{ pf}$	t <sub>RDY</sub>	_	420	μs
Ready High Time	_	t <sub>RH</sub>	50	_	μs
Ready Lead Time		t <sub>LEAD2</sub>	200	_	ns
Not Ready Lag Time	$C_L = 50 pf$	t <sub>LAG2</sub>	—	200	ns
MOSI Data Setup Time	_	t <sub>SU</sub>	200		ns
MOSI Data Hold Time		t <sub>HI</sub>	200	—	ns
MISO Access Time	$C_L = 50 pf$	t <sub>AC</sub>	0	200	ns
MISO Disable Time		t <sub>DIS</sub>	—	300	ns
MISO Data Valid Time	C <sub>L</sub> = 50pf	t <sub>V</sub>		200	ns
MISO Data Hold Time		t <sub>HO</sub>	0	_	ns
SS High Time		t <sub>SSH</sub>	200	_	ns
SCK High Time	_	t <sub>SCKH</sub>	300		ns
SCK Low Time	_	t <sub>SCKL</sub>	300		ns
SCK Rise Time	20% to 70% $\mathrm{V_{DD}}$	t <sub>R</sub>		1	μs
SCK Fall Time	20% to 70% V <sub>DD</sub>	t <sub>F</sub>		1	μs
	programs an address word with a Host-to added delay before FLEXchip is ready for			27 (decim	al),

Serial Peripheral Interface (SPI) Timing




Figure 2-3 SPI Timing

<del>dsp</del>

Serial Peripheral Interface (SPI) Timing

# SECTION 3


# PACKAGING


## **PIN-OUT AND PACKAGE INFORMATION**

This sections provides information about the available packages for this product, including diagrams of the package pinouts and tables describing how the signals described in **Section 1** are allocated. The MC68175 is available in a 32-pin Thin Quad Flat Pack (TQFP) package.

## **TQFP** Package Description

Top and bottom views of the TQFP package are shown in **Figure 3-1** and **Figure 3-2** with their pin-outs.









Figure 3-2 MC68175 Thin Quad Flat Pack (TQFP), Bottom View

Pin #	Signal Name	Pin #	Signal Name	Pin #	Signal Name	Pin #	Signal Name		
1	NC <sup>1</sup>	9	NC <sup>1</sup>	17	NC <sup>1</sup>	25	NC <sup>1</sup>		
2	OSCPD	10	LOBAT	18	S5	26	READY		
3	V <sub>DD</sub>	11	EXTS1	19	S4	27	SS		
4	V <sub>SS</sub> <sup>2</sup>	12	EXTS0	20	S3	28	SCK		
5	XTAL	13	V <sub>DD</sub>	21	S2	29	V <sub>SS</sub> <sup>2</sup>		
6	EXTAL	14	SYMCLK	22	S1	30	MOSI		
7	V <sub>SS</sub> <sup>2</sup>	15	S7	23	SO	31	MISO		
8	V <sub>SS</sub> <sup>2</sup>	16	S6	24	RESET	32	CLKOUT		
Notes:									

 Table 3-1
 Signal by Pin Number


Table 3-2	Signal	l by Name	÷
-----------	--------	-----------	---

Signal Name	Pin #	Signal Name	Pin #	Signal Name	Pin #	Signal Name	Pin #
CLKOUT	32	NC	9	S2	21	SYMCLK	14
EXTAL	6	NC	17	S3	20	V <sub>DD</sub>	3
EXTS0	12	NC	25	S4	19	V <sub>DD</sub>	13
EXTS1	11	OSCPD	2	S5	18	V <sub>SS</sub>	4
LOBAT	10	READY	26	S6	16	V <sub>SS</sub>	7
MISO	31	RESET	24	S7	15	V <sub>SS</sub>	8
MOSI	30	SO	23	SCK	28	V <sub>SS</sub>	29
NC	1	S1	22	SS	27	XTAL	5



CASE 873A-02 ISSUE A

DATE 12/16/93



### **ORDERING DRAWINGS**

Complete mechanical information regarding MC68175 packaging is available by facsimile through Motorola's Mfax<sup>™</sup> system. Call the following number to obtain information by facsimile:

(602) 244-6609

The Mfax automated system requests the following information:

- The receiving facsimile telephone number including area code or country code
- The caller's Personal Identification Number (PIN)
- **Note:** For first time callers, the system provides instructions for setting up a PIN, which requires entry of a name and telephone number.
  - The type of information requested:
    - Instructions for using the system
    - A literature order form
    - Specific part technical information or data sheets
    - Other information described by the system messages

A total of three documents may be ordered per call.

The MC68175 32-pin TQFP package mechanical drawing is referenced as 873A-02.

<del>dsp</del>

# SECTION 4

# **DESIGN CONSIDERATIONS**

### THERMAL DESIGN CONSIDERATIONS

An estimation of the chip junction temperature,  $T_{J},$  in  $^{\circ}C$  can be obtained from the equation:

**Equation 1:**  $T_J = T_A + (P_D \times R_{\theta JA})$ 

Where:

TA	=	ambient temperature °C
$R_{\theta JA}$	=	package junction-to-ambient thermal resistance °C/W
P <sub>D</sub>	=	power dissipation in package

Historically, thermal resistance has been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

#### **Equation 2:** $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

Where:

$R_{\theta JA}$	=	package junction-to-ambient thermal resistance °C/W
		package junction-to-case thermal resistance °C/W
$R_{\theta CA}$	=	package case-to-ambient thermal resistance °C/W

 $R_{\theta JC}$  is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For example, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the Printed Circuit Board (PCB), or otherwise change the thermal dissipation capability of the area surrounding the device on a PCB. This model is most useful for ceramic packages with heat sinks; some 90% of the heat flow is dissipated through the case to the heat sink and out to the ambient environment. For ceramic packages, in situations where the heat flow is split between a path to the case and an alternate path through the PCB, analysis of the device thermal performance may need the additional modeling capability of a system level thermal simulation tool.

#### **Thermal Design Considerations**

The thermal performance of plastic packages is more dependent on the temperature of the PCB to which the package is mounted. Again, if the estimations obtained from  $R_{\theta JA}$  do not satisfactorily answer whether the thermal performance is adequate, a system level model may be appropriate.

A complicating factor is the existence of three common ways for determining the junction-to-case thermal resistance in plastic packages:

- To minimize temperature variation across the surface, the thermal resistance is measured from the junction to the outside surface of the package (case) closest to the chip mounting area when that surface has a proper heat sink.
- To define a value approximately equal to a junction-to-board thermal resistance, the thermal resistance is measured from the junction to where the leads are attached to the case.
- If the temperature of the package case  $(T_T)$  is determined by a thermocouple, the thermal resistance is computed using the value obtained by the equation  $(T_J T_T)/P_D$ .

As noted above, the junction-to-case thermal resistances quoted in this data sheet are determined using the first definition. From a practical standpoint, that value is also suitable for determining the junction temperature from a case thermocouple reading in forced convection environments. In natural convection, using the junction-to-case thermal resistance to estimate junction temperature from a thermocouple reading on the case of the package will estimate a junction temperature slightly hotter than actual temperature. Hence, the new thermal metric, Thermal Characterization Parameter or  $\Psi_{JT}$ , has been defined to be  $(T_J - T_T)/P_D$ . This value gives a better estimate of the junction temperature in natural convection when using the surface temperature of the package. Remember that surface temperature readings of packages are subject to significant errors caused by inadequate attachment of the sensor to the surface and to errors caused by heat loss to the sensor. The recommended technique is to attach a 40-gauge thermocouple wire and bead to the top center of the package with thermally conductive epoxy.

#### **Application Design Considerations**

## **APPLICATION DESIGN CONSIDERATIONS**

The FLEXchip IC connects to a receiver capable of converting a four-level audio signal into a 2-bit digital signal. The FLEXchip IC has eight receiver control lines used for warming up and shutting down a receiver in stages. The FLEXchip IC has dual bandwidth control signals for two post detection filter bandwidths for receiving the two symbol rates of the FLEX signal. The FLEXchip IC has the ability to detect a low battery signal during the receiver control sequences. It interfaces to a host MCU through a standard SPI. It has a 38.4 kHz clock output capable of driving other devices. It has a 1 minute timer that offers low power support for time of day function on the host. **Figure 4-1** shows a typical application block diagram.






Figure 4-1 FLEXchip System Block Diagram

#### **Application Design Considerations**

Figure 4-2 shows a recommended circuit for a 76.8 kHz crystal input.





#### Figure 4-2 Input Circuit for 76.8 kHz Crystal

**Appendix A** of this document provides a background of the FLEX signal protocol. **Appendix B** provides a description of the way in which the MC68175 FLEXchip IC handles packets through the SPI, including sections that describe transfer from the host to the decoder from the decoder to the host. **Appendix C** provides a sample application to illustrate how the MC68175 FLEXchip IC might be used in an application.

<del>dsp</del>

# SECTION 5

# **ORDERING INFORMATION**

Consult a Motorola Semiconductor sales office or authorized distributor to determine product availability and to place an order.

Part	Supply Voltage	Package Type	Pin Count	Frequency (MHz)	Order Number
MC68175	2/3 V	Thin Quad Flat Pack (TQFP)	32	1	MC68175FA

<del>dsp</del>

# APPENDIX A

# **FLEX OVERVIEW**

## FLEX SIGNAL STRUCTURE

As shown in **Figure A-1**, a FLEX signal is transmitted on a radio channel and consists of a series of four-minute cycles, each cycle having 128 frames at 1.875 seconds per frame. A pager may be assigned to process any number of these frames. Any unassigned frames are not processed, thus reducing power required for signal processing and extending battery life. If required, however, the pager may temporarily process more complex information, because individual FLEX cycles can assign additional frames dynamically using collapse, fragmentation, temporary addressing, or carry-on information within the FLEX signal.




Figure A-1 FLEX<sup>™</sup> Signal Structure

**FLEX Frame Structure** 

## FLEX FRAME STRUCTURE

As shown in **Figure A-1** on page A-1, each FLEX frame consists of:

- Synchronization portion
- Data portion—Eleven data blocks lasting 160 milliseconds each

### **Frame Synchronization Portion**

The synchronization portion consists of:

- First synchronization signal at 1600 bps
- Frame Information Word including:
  - Frame Number 0–127 (7 bits)
  - Cycle Number 0–14 (4 bits)
- Second synchronization signal at the data rate of the interleaved portion.

#### FIRST SYNCHRONIZATION SIGNAL

The first synchronization signal is transmitted at 1600 bps and provides a signal to lock onto the specific frame.

#### FRAME INFORMATION WORD

The Frame Information Word transmits 11 bits that are divided into a 7-bit frame number and a 4-bit cycle number. This allows the pager to identify the frame and the cycle in which it resides uniquely.

#### SECOND SYNCHRONIZATION SIGNAL

The second synchronization signal indicates the rate at which the data portion is transmitted, 1600, 3200 or 6400 bits per second.

The 1600 bps rate is transmitted as a single phase of information (A), as shown in **Figure A-2**, at 1600 symbols per second using 2-level Frequency Shift Keyed (FSK) modulation.




Figure A-2 FLEX™ Signal Structure for 1600 BPS


The 3200 bps rate is transmitted as two concurrent phases of information (A and C), as shown in **Figure A-3**, at either:

#### FLEX Frame Structure

- 1600 symbols per second using 4-level FSK modulation, or
- One Cycle = 4 Minutes Frame Frame Frame Frame Frame Frame Frame Frame Frame 127 125 126 127 0 1 2 3 4 One Frame = 1.875 s. Block 0 Block 9 Block 10 Frame Sync 1 Sync 2 Word Number Word Number Word Number Info 0 to 7 72 to 79 80 to 87 One Block = 160 ms Vector Address Message Field PHASE A BIW Idle Field 3200 BPS Field Field Address Vector Field Message Field Idle Field BIW PHASE C Field AA1228
- 3200 symbols per second using 2-level FSK modulation.

Figure A-3 FLEX™ Signal Structure for 3200 BPS

The 6400 bps rate is transmitted as four concurrent phases of information (A,B, C, and D), as shown in **Figure A-4**, at 3200 symbols per second using 4-level FSK modulation.



AA1229

Figure A-4 FLEX™ Signal Structure For 6400 BPS

#### **FLEX Frame Structure**

### **Frame Data Portion**

As noted above, there are eleven data blocks following the frame synchronization portion of each frame. Each block has eight interleaved words per phase, numbered 0–87 contiguously for all eleven blocks, in every frame. Each word has information that allows for bit error correction and detection contained within an error correcting code.

Each of the eighty-eight words in each phase is organized into the following five fields:

- Block information field
- Address field
- Vector field
- Message field
- Idle field

The boundaries between the fields are independent of the block boundaries. Furthermore, at 3200 and 6400 bps, the information in one phase is independent of the information in a concurrent phase, and the boundaries between the fields of one phase are unrelated to the boundaries between the fields in a concurrent phase.

#### **BLOCK INFORMATION FIELD**

The block information field may contain information words for determining time and date information and certain paging system information.

#### ADDRESS FIELD

The address field contains addresses assigned to paging devices. Addresses are used to identify information sent to individual paging devices and/or groups of paging devices. An address may be either a "short" one word address or a "long" two word address. Information in the FLEX signal may indicate that an address is a priority address. An address may be a "tone only" address, in which case there is no additional information associated with the address.

#### **VECTOR FIELD**

The vector field consists of a series of vector words. Depending upon the type of message, a vector word (or words in the case of a long address) may either contain all of the information necessary for the message, or indicate the location of message words in the message field comprising the message information. If an address is not a tone only address, then there is an associated vector word in the vector field. Information in the FLEX signal indicates the location of the vector word. Short addresses have one associated vector word and long addresses two associated vector words. A pager may go to low power mode at the end of the address field if its address(es) is (are) not detected, thus resulting in battery savings.

#### **MESSAGE FIELD**

The message field consists of a series of information words containing message information. The message information may be formatted in ASCII, BCD, or binary depending upon the message type. The following sections provide a detailed description of the various types of information words that may be used in the message field.

#### **IDLE FIELD**

The idle field is used to separate blocks.

## FLEX MESSAGE WORD DEFINITIONS

### Numeric Data Message

The following tables describe the bit format of the numeric messages. The 4-bit numeric characters of the message are designated as lower case letters a, b, c, d, etc.

Message Word	iO	i1	i2	i3	i4	i5	<b>i6</b>	i7	i8	i9	i10	i11	i12	i13	i14	i15	i16	i17	i18	i19	i20
1st	K <sub>4</sub>	<b>K</b> <sub>5</sub>	a <sub>0</sub>	a <sub>1</sub>	a <sub>2</sub>	a <sub>3</sub>	b <sub>0</sub>	$b_1$	$b_2$	$b_3$	c <sub>0</sub>	c <sub>1</sub>	c <sub>2</sub>	c <sub>3</sub>	$\mathbf{d}_{0}$	$d_1$	$d_2$	$d_3$	e <sub>0</sub>	e <sub>1</sub>	e2
2nd	e <sub>3</sub>	f <sub>0</sub>	$f_1$	$f_2$	f <sub>3</sub>	g <sub>0</sub>	$g_1$	g <sub>2</sub>	$g_3$	h <sub>0</sub>	$h_1$	h <sub>2</sub>	h3	i <sub>0</sub>	$\mathbf{i}_1$	i <sub>2</sub>	i <sub>3</sub>	j <sub>0</sub>	$\mathbf{j}_1$	j <sub>2</sub>	j <sub>3</sub>
3rd	k <sub>0</sub>	$\mathbf{k}_1$	k <sub>2</sub>	k <sub>3</sub>	l <sub>0</sub>	$l_1$	$l_2$	$l_3$	m <sub>0</sub>	m <sub>1</sub>	m <sub>2</sub>	m <sub>3</sub>	n <sub>0</sub>	n <sub>1</sub>	n <sub>2</sub>	n <sub>3</sub>	o <sub>0</sub>	<b>o</b> <sub>1</sub>	o <sub>2</sub>	0 <sub>3</sub>	<b>q</b> <sub>0</sub>
4th	<b>q</b> <sub>1</sub>	$\mathbf{q}_2$	$\mathbf{q}_3$	r <sub>0</sub>	r <sub>1</sub>	r <sub>2</sub>	r <sub>3</sub>	s <sub>0</sub>	s <sub>1</sub>	s <sub>2</sub>	s <sub>3</sub>	t <sub>0</sub>	t <sub>1</sub>	t <sub>2</sub>	t <sub>3</sub>	u <sub>0</sub>	u <sub>1</sub>	u <sub>2</sub>	u <sub>3</sub>	v <sub>0</sub>	$\mathbf{v}_1$
5th	v <sub>2</sub>	$v_3$	w <sub>0</sub>	$w_1$	w <sub>2</sub>	w <sub>3</sub>	<b>y</b> <sub>0</sub>	y <sub>1</sub>	y <sub>2</sub>	y <sub>3</sub>	z <sub>0</sub>	z <sub>1</sub>	z <sub>2</sub>	z <sub>3</sub>	A <sub>0</sub>	$A_1$	A <sub>2</sub>	$A_3$	B <sub>0</sub>	<b>B</b> <sub>1</sub>	<b>B</b> <sub>2</sub>
6th	B <sub>3</sub>	C <sub>0</sub>	C <sub>1</sub>	C <sub>2</sub>	C <sub>3</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	$D_3$	E <sub>0</sub>	E <sub>1</sub>	E <sub>2</sub>	E <sub>3</sub>	F <sub>0</sub>	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>	G <sub>0</sub>	$G_1$	G <sub>2</sub>	$G_3$
7th	H <sub>0</sub>	$H_1$	$H_2$	$H_3$	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	J <sub>0</sub>	J <sub>1</sub>	J <sub>2</sub>	J <sub>3</sub>	$V_0$	$V_1$	$V_2$	$V_3$	L <sub>0</sub>	L <sub>1</sub>	$L_2$	$L_3$	M <sub>0</sub>
8th	M <sub>1</sub>	M <sub>2</sub>	$M_3$	O <sub>0</sub>	01	O <sub>2</sub>	O <sub>3</sub>	P <sub>0</sub>	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	$\mathbf{Q}_{0}$	$Q_1$	$Q_2$	$Q_3$	T <sub>0</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	U <sub>0</sub>	$U_1$

**Table A-1** Standard (V = 011) or Special Format (V = 100) 4, 10, 15, 20, 25, 31, 36, or 41 Characters

### FLEX Message Word Definitions

Message Word	i0	i1	i2	i3	i4	i5	i6	i7	i8	i9	i10	i11	i12	i13	i14	i15	i16	i17	i18	i19	i20
1st	K <sub>4</sub>	<b>K</b> <sub>5</sub>	N <sub>0</sub>	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	N <sub>4</sub>	N <sub>5</sub>	R <sub>0</sub>	S <sub>0</sub>	a <sub>0</sub>	a <sub>1</sub>	a <sub>2</sub>	a <sub>3</sub>	b <sub>0</sub>	b <sub>1</sub>	b <sub>2</sub>	b <sub>3</sub>	c <sub>0</sub>	c <sub>1</sub>	c <sub>2</sub>
2nd	c <sub>3</sub>	$\mathbf{d}_{0}$	$d_1 \\$	$\mathbf{d}_2$	$\mathbf{d}_3$	e <sub>0</sub>	e <sub>1</sub>	e <sub>2</sub>	e <sub>3</sub>	$\mathbf{f}_{0}$	$\mathbf{f}_1$	$f_2$	$f_3$	g0	$g_1$	g <sub>2</sub>	g <sub>3</sub>	h <sub>0</sub>	$h_1$	h <sub>2</sub>	h <sub>3</sub>
3rd	i <sub>0</sub>	i <sub>1</sub>	i <sub>2</sub>	i <sub>3</sub>	j0	j <sub>1</sub>	j <sub>2</sub>	j <sub>3</sub>	k <sub>0</sub>	$\mathbf{k}_1$	k <sub>2</sub>	k <sub>3</sub>	$l_0$	$l_1$	$l_2$	l <sub>3</sub>	m <sub>0</sub>	m <sub>1</sub>	m <sub>2</sub>	m <sub>3</sub>	n <sub>0</sub>
4th	n <sub>1</sub>	n <sub>2</sub>	n <sub>3</sub>	o <sub>0</sub>	<b>o</b> <sub>1</sub>	o <sub>2</sub>	0 <sub>3</sub>	<b>q</b> <sub>0</sub>	$\mathbf{q}_1$	$\mathbf{q}_2$	$\mathbf{q}_3$	r <sub>0</sub>	r <sub>1</sub>	r <sub>2</sub>	r <sub>3</sub>	s <sub>0</sub>	<b>s</b> <sub>1</sub>	s <sub>2</sub>	s <sub>3</sub>	t <sub>0</sub>	t <sub>1</sub>
5th	t <sub>2</sub>	t <sub>3</sub>	u <sub>0</sub>	u <sub>1</sub>	u <sub>2</sub>	u <sub>3</sub>	$\mathbf{v}_{0}$	$\mathbf{v}_1$	$v_2$	$\mathbf{v}_3$	w <sub>0</sub>	$w_1$	w <sub>2</sub>	w <sub>3</sub>	<b>y</b> <sub>0</sub>	y <sub>1</sub>	y <sub>2</sub>	y <sub>3</sub>	z <sub>0</sub>	$\mathbf{z}_1$	z <sub>2</sub>
6th	z <sub>3</sub>	A <sub>0</sub>	$A_1$	A <sub>2</sub>	A <sub>3</sub>	B <sub>0</sub>	<b>B</b> <sub>1</sub>	B <sub>2</sub>	<b>B</b> <sub>3</sub>	C <sub>0</sub>	C <sub>1</sub>	C <sub>2</sub>	C <sub>3</sub>	D <sub>0</sub>	$D_1$	$D_2$	$D_3$	E <sub>0</sub>	E <sub>1</sub>	E <sub>2</sub>	E <sub>3</sub>
7th	F <sub>0</sub>	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>	G <sub>0</sub>	$G_1$	G <sub>2</sub>	$G_3$	H <sub>0</sub>	$H_1$	H <sub>2</sub>	H <sub>3</sub>	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	J <sub>0</sub>	J <sub>1</sub>	J <sub>2</sub>	J <sub>3</sub>	V
8th	V <sub>1</sub>	$V_2$	$V_3$	L <sub>0</sub>	L <sub>1</sub>	$L_2$	$L_3$	M <sub>0</sub>	M <sub>1</sub>	M <sub>2</sub>	$M_3$	O <sub>0</sub>	O <sub>1</sub>	O <sub>2</sub>	O <sub>3</sub>	P <sub>0</sub>	<b>P</b> <sub>1</sub>	$P_2$	$P_3$	$\mathbf{Q}_{0}$	Q <sub>1</sub>

**Table A-2** Numbered (V = 111) 2, 8, 13, 18, 23, 29, 34, or 39 Numeric Characters

Symbol	Definition
K	<b>6-bit Message Check Character (First 4 bits are in the vector word)</b> —This check character is calculated by initializing the message check character ( <b>K</b> ) to 0 and summing the information bits of each code word in the message, (including control information and termination characters and bits in the last message word) to a check sum register. The information bits of each word are broken into three groups: the first is the 8 bits comprising $i_0$ through $i_7$ , the second group comprises bits $i_8$ through $i_{15}$ , and the third group comprises bits $i_{16}$ through $i_{20}$ . Bits $i_0$ , $i_8$ , and $i_{16}$ are the LSBs of each group. The binary sum is calculated, and the result is shortened to the eight Least Significant Bits. The two Most Significant Bits are shifted 6 bits to the right and summed with the six Least Significant Bits to form a new sum. This resultant sum is one's complemented with the six LSBs of the result being transmitted as the message check character.
N	<b>Message Number</b> —When the system supports message retrieval, the system controller assigns message numbers (for each paging address separately) starting at zero and progressing up to a maximum of sixty-three in consecutive order. The actual maximum roll over number is defined in the pager code plug to accommodate values set in the system infrastructure. When message numbers are not received in order, the subscriber should assume a message has been missed. The subscriber or the pager may determine the missing message number(s) allowing a request to be made for retrieval. When a normal unnumbered numeric message is received (Message Retrieval Flag = 0), it is not to be included in the missed message calculation.

Symbol	Definition
R	<b>Message Retrieval Flag</b> —When this bit is set to 1, the pager expects to see messages numbered in order (each address numbered separately). Detection of a missing number indicates a missed message. A message received with $R = 0$ is allowed to be out of order and shall not cause the pager to indicate that a message has been missed.
S	<b>Special Format</b> —In the numbered message format, this bit set to 1 indicates that a special display format should be used.

Table A-3 Numeric Message Bi	it Definitions (Continued)
------------------------------	----------------------------

#### **MESSAGE FILL RULES**

For numeric messages of thirty-six characters or less (thirty-four characters if numbered), fewer than eight code words on the channel are required. Only code words containing the numeric message are to be transmitted. The space character (hexadecimal C) should be used to fill any unused 4-bit characters in the last word and zeros to fill any remaining partial characters. The check sum is correspondingly shortened to include only the code words comprising the shortened message along with the space and fill characters used to fill in the last word.

#### SPECIAL FORMAT NUMERIC

Spaces and dashes as specified by the host are inserted into the received message. This feature in certain markets saves the transmission of an additional word on the channel. As an example, in the U.S. market a 10-character string (area code plus telephone number) fits into two message words; if the dashes or parentheses are to be included in the message, a third message word on the channel is required. The actual placement can be programmed into the paging device and can vary between markets.

# Hex/Binary Message

The following tables describe the bit format of the Hex/Binary messages. The data of the message is designated as lower case letters a, b, c, d, etc. Hex/binary messages can be sent as fragments. The service provider has the option of dividing the message into several pieces and sending the separate pieces at any time within a given time period.

Message Word	i <sub>0</sub>	i <sub>1</sub>	i <sub>2</sub>	i <sub>3</sub>	i <sub>4</sub>	i <sub>5</sub>	i <sub>6</sub>	i <sub>7</sub>	i <sub>8</sub>	i <sub>9</sub>	i <sub>10</sub>	i <sub>11</sub>	i <sub>12</sub>	i <sub>13</sub>	i <sub>14</sub>	i <sub>15</sub>	i <sub>16</sub>	i <sub>17</sub>	i <sub>18</sub>	i <sub>19</sub>	i <sub>20</sub>
1st	K <sub>0</sub>	К <sub>1</sub>	K <sub>2</sub>	K <sub>3</sub>	K <sub>4</sub>	K <sub>5</sub>	K <sub>6</sub>	K <sub>7</sub>	K <sub>8</sub>	K <sub>9</sub>	K <sub>10</sub>	K <sub>11</sub>	C <sub>0</sub>	F <sub>0</sub>	F <sub>1</sub>	N <sub>0</sub>	$N_1$	N <sub>2</sub>	N <sub>3</sub>	N <sub>4</sub>	N <sub>5</sub>
2nd	R <sub>0</sub>	M <sub>0</sub>	D <sub>0</sub>	H <sub>0</sub>	B <sub>0</sub>	<b>B</b> <sub>1</sub>	<b>B</b> <sub>2</sub>	<b>B</b> <sub>3</sub>	s <sub>0</sub>	$s_1$	s <sub>2</sub>	s <sub>3</sub>	$s_4$	S <sub>0</sub>	$S_1$	S <sub>2</sub>	S <sub>3</sub>	$S_4$	$S_5$	S <sub>6</sub>	S <sub>7</sub>
3rd	a <sub>0</sub>	a <sub>1</sub>	a <sub>2</sub>	a <sub>3</sub>	b <sub>0</sub>	$b_1$	$b_2$	$\mathbf{b}_3$	c <sub>0</sub>	c <sub>1</sub>	c <sub>2</sub>	c <sub>3</sub>	$\mathbf{d}_{0}$	$d_1 \\$	$\mathbf{d}_2$	$\mathbf{d}_3$	e <sub>0</sub>	$\mathbf{e}_1$	e <sub>2</sub>	e <sub>3</sub>	$\mathbf{f}_{0}$
4th	$f_1$	$f_2$	$f_3$	g0	g1	g <sub>2</sub>	g <sub>3</sub>	h <sub>0</sub>	$h_1$	h <sub>2</sub>	h3	i <sub>0</sub>	$\mathbf{i}_1$	$i_2$	i <sub>3</sub>	j0	$\mathbf{j}_1$	j <sub>2</sub>	j <sub>3</sub>	k <sub>0</sub>	$\mathbf{k}_1$
5th	k <sub>2</sub>	k <sub>3</sub>	$l_0$	$l_1$	$l_2$	$l_3$	m <sub>0</sub>	m <sub>1</sub>	m <sub>2</sub>	m <sub>3</sub>	n <sub>0</sub>	n <sub>1</sub>	n <sub>2</sub>	n <sub>3</sub>	o <sub>0</sub>	o <sub>1</sub>	o <sub>2</sub>	03	$\mathbf{q}_{0}$	$\mathbf{q}_1$	$\mathbf{q}_2$
6th	$\mathbf{q}_3$	r <sub>0</sub>	r <sub>1</sub>	r <sub>2</sub>	r <sub>3</sub>	s <sub>0</sub>	s <sub>1</sub>	s <sub>2</sub>	s <sub>3</sub>	t <sub>0</sub>	t <sub>1</sub>	t <sub>2</sub>	t <sub>3</sub>	u <sub>0</sub>	$\mathbf{u}_1$	u <sub>2</sub>	u <sub>3</sub>	$\mathbf{v}_{0}$	$\mathbf{v}_1$	$v_2$	$v_3$
nth	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i

**Table A-4**Vector Type V = 110First Only Fragment

#### **Table A-5**Vector Type V=110All Other Fragments

Message Word	i0	i1	i2	i3	i4	i5	i6	i7	i8	i9	i10	i11	i12	i13	i14	i15	i16	i17	i18	i19	i20
1st	K <sub>0</sub>	<b>K</b> <sub>1</sub>	K <sub>2</sub>	<b>K</b> <sub>3</sub>	K <sub>4</sub>	<b>K</b> <sub>5</sub>	K <sub>6</sub>	K <sub>7</sub>	K <sub>8</sub>	K <sub>9</sub>	K <sub>10</sub>	K <sub>11</sub>	C <sub>0</sub>	F <sub>0</sub>	F <sub>1</sub>	N <sub>0</sub>	$N_1$	$N_2$	$N_3$	$N_4$	$N_5$
2nd	a <sub>0</sub>	a <sub>1</sub>	a <sub>2</sub>	a <sub>3</sub>	b <sub>0</sub>	$b_1$	b <sub>2</sub>	$b_3$	c <sub>0</sub>	c <sub>1</sub>	c <sub>2</sub>	c <sub>3</sub>	$\mathbf{d}_{0}$	$d_1$	$d_2$	$d_3$	e <sub>0</sub>	e <sub>1</sub>	e <sub>2</sub>	e <sub>3</sub>	f <sub>0</sub>
3rd	f <sub>1</sub>	f <sub>2</sub>	$f_3$	g <sub>0</sub>	g <sub>1</sub>	g <sub>2</sub>	g <sub>3</sub>	h <sub>0</sub>	$h_1$	h <sub>2</sub>	h3	i <sub>0</sub>	$\mathbf{i}_1$	i <sub>2</sub>	i <sub>3</sub>	j <sub>0</sub>	$\mathbf{j}_1$	j <sub>2</sub>	j <sub>3</sub>	k <sub>0</sub>	k <sub>1</sub>
4th	k <sub>2</sub>	k <sub>3</sub>	l <sub>0</sub>	$l_1$	$l_2$	l <sub>3</sub>	m <sub>0</sub>	m <sub>1</sub>	m <sub>2</sub>	m <sub>3</sub>	n <sub>0</sub>	n <sub>1</sub>	n <sub>2</sub>	n <sub>3</sub>	<b>o</b> <sub>0</sub>	o <sub>1</sub>	o <sub>2</sub>	<b>o</b> <sub>3</sub>	<b>q</b> <sub>0</sub>	$\mathbf{q}_1$	$\mathbf{q}_2$
5th	<b>q</b> <sub>3</sub>	r <sub>0</sub>	r <sub>1</sub>	r <sub>2</sub>	r <sub>3</sub>	s <sub>0</sub>	<b>s</b> <sub>1</sub>	s <sub>2</sub>	s <sub>3</sub>	t <sub>0</sub>	t <sub>1</sub>	t <sub>2</sub>	t <sub>3</sub>	u <sub>0</sub>	$\mathbf{u}_1$	u <sub>2</sub>	u <sub>3</sub>	$\mathbf{v}_0$	$\mathbf{v}_1$	$\mathbf{v}_2$	v <sub>3</sub>
nth	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i

Symbol <sup>1</sup>	Definition
K	<b>12-bit Fragment Check Sum</b> —This check sum is calculated by initializing the Fragment Check Sum field ( <b>K</b> ) to 0 and calculating a sum over the information bits of each code word in the message fragment (including control information and termination characters/bits in the last fragment word). This sum requires that the information bits of each word be broken into three groups: the first is the 8 bits comprising $i_0$ through $i_7$ , the second group comprises bits $i_8$ through $i_{15}$ , and the third group comprises bits $i_{16}$ through $i_{20}$ . Bits $i_0$ , $i_8$ , and $i_{16}$ are the LSBs of each group. The binary sum is calculated over all code words in the fragment, the one's complement of the sum is determined, and the twelve LSBs of the result is placed into the Fragment Check Sum field to be transmitted at the beginning of the fragment.
С	<b>1-bit Message Continued Flag</b> —When set to 1, this flag indicates fragments of this message are to be expected in any or possibly all of the following frames until a fragment with $C = 0$ is found. The longest message that fits into a frame is eighty-four code words. Three alpha characters per word yields a maximum message of 252 characters in a frame, assuming no other traffic. Messages longer than this value must be sent as several fragments.
F	<b>2-bit Message Fragment Number</b> —This is a modulo 3 message fragment number that is incremented by 1 in successive message fragments. The initial fragment starts at 11 and each following fragment is incremented by 1 modulo 3, (11, 00, 01, 10, 00, 01, 10, 00, etc.). The 11 state (after the initial fragment) is skipped in this process to avoid confusion with the single fragment of a non-continued message. The final fragment is indicated by the Message Continued Flag being reset to 0.
Ν	<b>Message Number</b> —When the system supports message retrieval the system controller assigns message numbers (for each paging address separately) starting at 0 and progressing up to a maximum of 63 in consecutive order. The actual maximum roll over number is defined in the pager code plug to accommodate values set in the system infrastructure. When message numbers are not received in order, the subscriber should assume a message has been missed. The subscriber or the pager may determine the missing message number(s) allowing a request to be made for retrieval. When a normal unnumbered numeric message is received (message retrieval flag is equal to 0), it is not to be included in the missed message calculation. This number is also used to identify fragments of the same message. Multiple messages to the same address must have separate message numbers. An exception to this rule is the header message tied to a transparent message, each with the same message number.
R	<b>Message Retrieval Flag</b> —When this bit is set to 1, the pager expects to see messages numbered in order (each address numbered separately). Detection of a missing number indicates a missed message. A message received with $\mathbf{R} = 0$ is allowed to be out of order and not cause the pager to indicate that a message has been missed.
М	<b>1-bit Mail Drop Flag</b> —When set to 1, this bit indicates the message is to be stored in a special area in memory. It automatically writes over existing data in that memory space.

r	
Symbol <sup>1</sup>	Definition
D	<ul> <li>1-bit Display Direction Field— <ul> <li>D = 0—Display left to right</li> <li>D = 1—Display right to left (valid only when data sent as characters (i.e., Blocking Length not equal 0001)).</li> </ul> </li> </ul>
Н	<ul> <li>1-bit Header Message—</li> <li>H = 1—Indicates that this message is a header to a following transparent message of the same message number</li> <li>H = 0—Implies message is not a header</li> </ul>
В	$\begin{array}{l} \mbox{4-bit Blocking Length} & - \mbox{This bit field indicates the number of bits per character.} \\ & \mbox{B}_3B_2B_1B_0 = 0001 - 1 \mbox{ bit per character (binary/transparent data)} \\ & \mbox{B}_3B_2B_1B_0 = 1111 - 15 \mbox{ bits per character} \\ & \mbox{B}_3B_2B_1B_0 = 0000 - 16 \mbox{ bits per character} \\ & \mbox{Data with blocking length other than 1 is assumed to be displayed on a character by character basis. (default value = 0001) \end{array}$
s	<b>5-bit Field Reserved for future use</b> —Default value = 00000
S	8-bit Signature Field—The signature is defined to be the one's complement of the binary sum over the total message taken 8 bits at a time prior to formatting into fragments. It would be equivalent to a binary sum starting with the first 8 bits directly following the signature field $(b_3b_2b_1b_0a_3a_2a_1a_0 + d_3d_2d_1d_0c_3c_2c_1c_0$ and so on) and continuing all the way to the last valid data bit in the last word of the last fragment. The 8 Least Significant Bits of the result are inverted (one's complement) and transmitted as the message signature. <sup>2</sup>
Notes: 1. 2.	Fields <b>R</b> through <b>S</b> are only in the first fragment of a message. The fields <b>K</b> through <b>N</b> make up the first word of every fragment in a long message. This sum does not include any termination bits and should be calculated directly on the message as received by the terminal. The device generating the signature should be able to calculate before the fragmenting boundaries are determined.

s (Continued)
s (C

#### **MESSAGE CONTENT**

Starting with the first character of the third word in the message (second word in the remaining fragments), each 4-bit field represents one of any of the sixteen possible combinations with no restrictions (data may be binary).

#### **FRAGMENT TERMINATION**

Unused bits in the last message word of a fragment are filled with all 0s or all 1s, depending on the last valid data bit. This choice is always the opposite polarity of the last valid data bit. For first fragments and inner fragments of a multi-fragment message, the message is interrupted (stopped) on the last full character boundary in the last code word in the fragment. Any unused bits follow the rule just stated. The final fragment follows the above rules except when the last character is all 1s or all 0s and it exactly fills the last code word. In this case, an additional word must be sent of

opposite polarity of all 1s or all 0s to signify the position of the last character, thus allowing that last character to be an all 1s or an all 0s character pattern.

**Note:** This is always the case when a binary message ends in the last bit of the last word.

#### **MESSAGE HEADER**

A message header is designated by setting the **H** bit to 1. This is a displayable tag associated with a transparent non-displayable data message. The tag and the associated message are complete in themselves. The pager associates the header message with the data file based on the two having the same message number and being sent in sequence (header first followed by data file).

# Alphanumeric Message

The following tables describe the bit format of the alphanumeric messages. The 7-bit characters of the message are designated as lower case letters a, b, c, d, etc. Alphanumeric messages can be sent as fragments. The service provider has the option of dividing the message into several pieces and sending the separate pieces at any time within a given time period.

Message Word	i <sub>0</sub>	i <sub>1</sub>	i <sub>2</sub>	i <sub>3</sub>	i <sub>4</sub>	i <sub>5</sub>	i <sub>6</sub>	i <sub>7</sub>	i <sub>8</sub>	i <sub>9</sub>	i <sub>10</sub>	i <sub>11</sub>	i <sub>12</sub>	i <sub>13</sub>	i <sub>14</sub>	i <sub>15</sub>	i <sub>16</sub>	i <sub>17</sub>	i <sub>18</sub>	i <sub>19</sub>	i <sub>20</sub>
1st	K <sub>0</sub>	<b>K</b> <sub>1</sub>	K <sub>2</sub>	<b>K</b> <sub>3</sub>	K <sub>4</sub>	K <sub>5</sub>	K <sub>6</sub>	K <sub>7</sub>	K <sub>8</sub>	K9	C <sub>0</sub>	F <sub>0</sub>	F <sub>1</sub>	N <sub>0</sub>	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	N <sub>4</sub>	$N_5$	R <sub>0</sub>	M <sub>0</sub>
2nd	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	S <sub>5</sub>	S <sub>6</sub>	a <sub>0</sub>	a <sub>1</sub>	a <sub>2</sub>	a <sub>3</sub>	a <sub>4</sub>	a <sub>5</sub>	a <sub>6</sub>	b <sub>0</sub>	$b_1$	b <sub>2</sub>	b <sub>3</sub>	$b_4$	$b_5$	b <sub>6</sub>
3rd	c <sub>0</sub>	c <sub>1</sub>	c <sub>2</sub>	c <sub>3</sub>	c <sub>4</sub>	c <sub>5</sub>	c <sub>6</sub>	$\mathbf{d}_{0}$	$d_1 \\$	$d_2$	$d_3$	$\mathbf{d}_4$	$\mathbf{d}_{5}$	$\mathbf{d}_{6}$	e <sub>0</sub>	e <sub>1</sub>	e <sub>2</sub>	e <sub>3</sub>	e <sub>4</sub>	$e_5$	e <sub>6</sub>
4th	f <sub>0</sub>	$\mathbf{f}_1$	f <sub>2</sub>	$f_3$	$f_4$	$f_5$	f <sub>6</sub>	g0	g1	g <sub>2</sub>	g <sub>3</sub>	g4	g <sub>5</sub>	g6	h <sub>0</sub>	$h_1$	h <sub>2</sub>	h3	h4	$h_5$	h <sub>6</sub>
5th	i <sub>0</sub>	$\mathbf{i}_1$	i <sub>2</sub>	i <sub>3</sub>	$i_4$	i <sub>5</sub>	i <sub>6</sub>	j0	$\mathbf{j}_1$	j <sub>2</sub>	j <sub>3</sub>	j4	j <sub>5</sub>	j6	k <sub>0</sub>	$\mathbf{k}_1$	k <sub>2</sub>	k <sub>3</sub>	$\mathbf{k}_4$	$\mathbf{k}_{5}$	k <sub>6</sub>
nth	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i

**Table A-7** Vector type V=101 First Only Fragment

Message Word	i <sub>0</sub>	i <sub>1</sub>	i <sub>2</sub>	i <sub>3</sub>	i4	<b>i</b> 5	i <sub>6</sub>	<b>i</b> 7	i <sub>8</sub>	i9	i <sub>10</sub>	i <sub>11</sub>	i <sub>12</sub>	i <sub>13</sub>	i <sub>14</sub>	i <sub>15</sub>	i <sub>16</sub>	i <sub>17</sub>	i <sub>18</sub>	i <sub>19</sub>	i <sub>20</sub>
1st	K <sub>0</sub>	К <sub>1</sub>	K <sub>2</sub>	K <sub>3</sub>	<b>K</b> <sub>4</sub>	<b>K</b> <sub>5</sub>	K <sub>6</sub>	K <sub>7</sub>	K <sub>8</sub>	K <sub>9</sub>	C <sub>0</sub>	F <sub>0</sub>	F <sub>1</sub>	N <sub>0</sub>	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	N <sub>4</sub>	N <sub>5</sub>	U <sub>0</sub>	V <sub>0</sub>
2nd	a <sub>0</sub>	a <sub>1</sub>	a <sub>2</sub>	a <sub>3</sub>	a <sub>4</sub>	$a_5$	a <sub>6</sub>	$\mathbf{b_0}$	$\mathbf{b}_1$	$\mathbf{b}_2$	$b_3$	$b_4$	$b_5$	b <sub>6</sub>	c <sub>0</sub>	c <sub>1</sub>	c <sub>2</sub>	c <sub>3</sub>	c <sub>4</sub>	$c_5$	c <sub>6</sub>
3rd	d <sub>0</sub>	$d_1 \\$	$d_2$	$d_3$	$\mathbf{d}_4$	$\mathbf{d}_5$	$\mathbf{d}_{6}$	e <sub>0</sub>	$e_1$	$e_2$	e <sub>3</sub>	e <sub>4</sub>	$e_5$	e <sub>6</sub>	f <sub>0</sub>	$\mathbf{f}_1$	$f_2$	$f_3$	$\mathbf{f_4}$	$f_5$	f <sub>6</sub>
4th	g0	$g_1$	$g_2$	$g_3$	g <sub>4</sub>	g <sub>5</sub>	g <sub>6</sub>	h <sub>0</sub>	$h_1$	h <sub>2</sub>	h <sub>3</sub>	h <sub>4</sub>	$h_5$	h <sub>6</sub>	i <sub>0</sub>	i <sub>1</sub>	$i_2$	i <sub>3</sub>	$i_4$	$\mathbf{i}_5$	i <sub>6</sub>
5th	j0	$\mathbf{j}_1$	j <sub>2</sub>	j <sub>3</sub>	j4	j <sub>5</sub>	j6	$\mathbf{k_0}$	$\mathbf{k}_1$	k <sub>2</sub>	$\mathbf{k}_3$	$\mathbf{k_4}$	$\mathbf{k}_{5}$	k <sub>6</sub>	l <sub>0</sub>	l <sub>1</sub>	$l_2$	$l_3$	$l_4$	$l_5$	l <sub>6</sub>
nth	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i

 Table A-8
 Vector type V=101
 Other Fragment

Symbol	Definition
K	<b>10-bit Fragment Check Character</b> —This check character is calculated by initializing the fragment check character ( <b>K</b> ) to 0 and summing the information bits of each code word in the message fragment (including control information and termination characters and bits in the last message word) to a check sum register. The information bits of each word are broken into three groups: the first is the 8 bits comprising $i_0$ through $i_7$ , the second group comprises bits $i_8$ through $i_{15}$ , and the third group comprises bits $i_{16}$ through $i_{20}$ . Bits $i_0$ , $i_8$ , and $i_{16}$ are the LSBs of each group. The binary sum is calculated, the one's complement of the sum is determined, and the ten LSBs of the result is transmitted as the message check character.
C	<b>1-bit Message Continued Flag</b> —When set, this flag indicates fragments of this message are to be expected in following frames. The longest message that fits into a frame is 84 code words total. Three alpha characters per word yields a maximum message of 252 characters in a frame, assuming no other traffic. Messages longer than this value must be sent as several fragments.
F	<b>2-bit Message Fragment Number</b> —This is a modulo 3 message fragment number that is incremented by 1 in successive message fragments. Initial fragments start at 11 and increment 1 for each successive fragment. The 11 state (after the start fragment) is skipped in this process to avoid confusion with an initial fragment of a non-continued message. The final fragment is indicated by Message Continued Flag being cleared.

Symbol	Definition
N	<b>Message Number</b> —When the system supports message retrieval, the system controller assigns message numbers (for each paging address separately) starting at 0 and progressing up to a maximum of 63 in consecutive order. The actual maximum roll over number is defined in the pager code plug to accommodate values set in the system infrastructure. When message numbers are not received in order, the subscriber should assume a message has been missed. The subscriber or the pager may determine the missing message number(s), allowing a request to be made for retrieval. When a normal unnumbered numeric message is received (message retrieval flag is equal to 0), it is not to be included in the missage. Multiple messages to the same address must have separate message numbers.
R	<b>Message Retrieval Flag</b> —When this bit is set, the pager expects to see messages numbered in order (each address numbered separately). Detection of a missing number indicates a missed message. A message received with $\mathbf{R} = 0$ is allowed to be out of order and not cause the pager to indicate that a message has been missed.
М	<b>1-bit Mail drop Flag</b> —When set, this flag indicates the message is to be stored in a special area in memory. It automatically writes over existing data in that memory space.
S	<b>7-bit Signature Field</b> —The signature is defined to be the one's complement of the binary sum over the total message (all fragments) taken 7 bits at a time (on alpha character boundary) starting with the first 7 bits directly following the signature field (a6a5a4a3a2a1a0, b6b5b4b3b2b1b0, etc.). The seven Least Significant Bits of the result are transmitted as the message signature.
U, V	<b>Fragmentation control bits</b> —This field exists in all fragments except the first fragment. It is used to support character position tracking in each fragment when symbolic characters (characters made up of 1, 2, or 3 ASCII characters) are transmitted using the Alphanumeric message type. The default value for the U, V pair is 0, 0. See <b>Enhanced Fragmentation Rules</b> on page A-16 for more information.

Table A-9	Alphanumeric Message Bit Definitions	(Continued)
-----------	--------------------------------------	-------------

#### **MESSAGE CONTENT**

Starting with the second character of the second word in the message (1st character of the second word in all remaining fragments), each 7-bit field represents Standard ASCII (ISO 646-1983E) characters with options for certain International characters.

## **MESSAGE TERMINATION**

The ASCII character ETX (03) should be used to fill any unused 7-bit characters in a word. In the case where symbolic characters are being transmitted, special rules for fragment and message termination are defined in the following information on Alphanumeric Message Rules for Symbolic Characters Sets.

#### ALPHANUMERIC MESSAGE RULES FOR SYMBOLIC CHARACTERS SETS

In the past, paging protocols have supported symbolic characters (e.g., Chinese, Kanji, etc.) using a 7-bit ASCII protocol. When the FLEX Alphanumeric mode is used to carry this same signaling format, special fragmenting rules are required to maintain character boundaries, so performance is optimized under poor signal conditions. The following rules allow character positions within a fragment to be determined when prior fragments are missing.

#### ENHANCED FRAGMENTATION RULES

- The pager must recognize <NUL> characters only at the end of fragments where they are used as fill characters. The pager must remove these characters so that the displayed message is not affected. In all other positions the NUL character must be considered a result of channel errors. (This provides a method to end each fragment with a complete character and does not disrupt the pager that is not capable of following all of the EF (Enhanced Fragmenting) rules.)
- The last fragment is to be completed by filling unused character positions with <ETX> characters or <NUL> characters. (Original FLEX alphanumeric message definition (<ETX>) plus the new <NUL> requirement.) When the message ends exactly in the last character position in the last BCH codeword, no additional <ETX> is required.
- The U and V bits in the message header are available in all fragments following the initial fragment to aid in decoding. In the first fragment, the pager must assume the message starts in the default Character mode. For the second and remaining fragments, the definition of the (U,V) field is as shown in the following table.

U <sub>0</sub>	V <sub>0</sub>	Definition
0	0	EF not supported in controller
0	1	Reserved (for a second alternate character mode)
1	0	Default Character Mode—start position 1
1	1	Alternate Character Mode—start position 1

Table A-10 U and V Field Defin	nition
--------------------------------	--------

When the EF field is 00, the pager decodes messages, allowing characters to be split between fragments. When the **U**, **V** field is not 0, 0, each fragment starts on a character boundary with the character mode defined by the above table.

#### SECURE MESSAGE

The following tables describe the bit format of the secure messages. The 7-bit characters of the message are designated as lower case letters a, b, c, d, etc. Secure messages can be sent as fragments. The service provider has the option of dividing

the message into several pieces and sending the separate pieces at any time within a given time period.

Message Word	i0	i1	i2	i3	i4	i5	i6	i7	i8	i9	i10	i11	i12	i13	i14	i15	i16	i17	i18	i19	i20
1st	K <sub>0</sub>	<b>K</b> <sub>1</sub>	K <sub>2</sub>	<b>K</b> <sub>3</sub>	K <sub>4</sub>	<b>K</b> <sub>5</sub>	K <sub>6</sub>	K <sub>7</sub>	K <sub>8</sub>	K <sub>9</sub>	C <sub>0</sub>	F <sub>0</sub>	F <sub>1</sub>	N <sub>0</sub>	$N_1$	N <sub>2</sub>	N <sub>3</sub>	N <sub>4</sub>	$N_5$	s <sub>0</sub>	s <sub>1</sub>
2nd	a <sub>0</sub>	a <sub>1</sub>	a <sub>2</sub>	a <sub>3</sub>	a <sub>4</sub>	$a_5$	a <sub>6</sub>	b <sub>0</sub>	$b_1$	$b_2$	b <sub>3</sub>	$\mathbf{b}_4$	$b_5$	b <sub>6</sub>	c <sub>0</sub>	$\mathbf{c}_1$	c <sub>2</sub>	c <sub>3</sub>	c <sub>4</sub>	c <sub>5</sub>	c <sub>6</sub>
3rd	d <sub>0</sub>	$d_1$	$d_2$	$d_3$	$d_4$	$\mathbf{d}_{5}$	$\mathbf{d}_{6}$	e <sub>0</sub>	$\mathbf{e}_1$	e <sub>2</sub>	e <sub>3</sub>	e <sub>4</sub>	$e_5$	e <sub>6</sub>	f <sub>0</sub>	$\mathbf{f}_1$	f <sub>2</sub>	f <sub>3</sub>	$f_4$	$f_5$	f <sub>6</sub>
4th	g0	g <sub>1</sub>	g <sub>2</sub>	$g_3$	g <sub>4</sub>	g <sub>5</sub>	g <sub>6</sub>	h <sub>0</sub>	$h_1$	h <sub>2</sub>	h3	h <sub>4</sub>	$h_5$	h <sub>6</sub>	i <sub>0</sub>	$\mathbf{i}_1$	$i_2$	i <sub>3</sub>	$i_4$	i <sub>5</sub>	i <sub>6</sub>
5th	j0	j <sub>1</sub>	j <sub>2</sub>	j <sub>3</sub>	j4	j5	j6	k <sub>0</sub>	$\mathbf{k}_1$	$\mathbf{k}_2$	k <sub>3</sub>	k <sub>4</sub>	$k_5$	k <sub>6</sub>	l <sub>0</sub>	l <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>	l <sub>4</sub>	l <sub>5</sub>	l <sub>6</sub>
nth	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i	i

**Table A-11**Vector type V = 000All Fragments

## Table A-12 Secure Message Bit Definitions

Symbol	Definition
K	<b>10-bit Fragment Check Character</b> —This check character is calculated by initializing the fragment check character ( <b>K</b> ) to 0 and summing the information bits of each code word in the message fragment (including control information and termination characters and bits in the last message word) to a check sum register. The information bits of each word are broken into three groups: the first is the 8 bits comprising $i_0$ through $i_7$ , the second group comprises bits $i_8$ through $i_{15}$ , and the third group comprises bits $i_{16}$ through $i_{20}$ . Bits $i_0$ , $i_8$ , and $i_{16}$ are the LSBs of each group. The binary sum is calculated, the one's complement of the sum is determined, and the ten LSBs of the result is transmitted as the message check character.
C	<b>1-bit Message Continued Flag</b> —When set, the Message Continued Flag indicates fragments of this message are to be expected in following frames. The longest message that fits into a frame is 84 code words total. Three alpha characters per word yields a maximum message of 252 characters in a frame, assuming no other traffic. Messages longer than this value must be sent as several fragments.
F	<b>2-bit Message Fragment Number</b> —This is a modulo 3 message fragment number that is incremented by 1 in successive message fragments. Initial fragments start at 11 and increment 1 for each successive fragment. The 11 state (after the start fragment) is skipped in this process to avoid confusion with an initial fragment of a non-continued message. The final fragment is indicated by Message Continued Flag being cleared.

Symbol	Definition
N	<b>Message Number</b> —When the system supports message retrieval, the system controller assigns message numbers (for each paging address separately) starting at 0 and progressing up to a maximum of 63 in consecutive order. The actual maximum roll over number is defined in the pager code plug to accommodate values set in the system infrastructure. When message numbers are not received in order, the subscriber should assume a message has been missed. The subscriber or the pager may determine the missing message number(s) allowing a request to be made for retrieval. When a normal unnumbered numeric message is received (message retrieval flag is equal to 0), it is not to be included in the missed message calculation. This number is also used to identify fragments of the same message. Multiple messages to the same address must have separate message numbers.
S	Spare Bit—not used and set to 0

#### Table A-12 Secure Message Bit Definitions

#### **MESSAGE CONTENT**

Starting with the first character of the second word in the message (and 1st character of all remaining fragments), each 7-bit field represents Standard ASCII (ISO 646-1983E) characters with options for certain International characters.

#### **MESSAGE TERMINATION**

The ASCII character ETX (03) should be used to fill any unused 7-bit characters in a word.

# **FLEX Encoding and Decoding Rules**

The encoding and decoding rules identify the minimum requirements that must be met by the paging device, paging terminal, or other encoding equipment to properly format a FLEX data stream for RF transmission and to successfully decode it.

#### FLEX ENCODING RULES

- The stability of the encoder clock used to establish time positions of FLEX frames must be no worse than ±25 ppm (including worst case temperature and aging effects).
- A maximum of two occurrences of an identical individual or radio group address is allowed in any frame for unfragmented messages. This rule applies across all phases in a multi-phase frame. For example, for decoding devices that support any-phase addressing, an any-phase address may appear at once in two different phases in a single multi-phase frame.
- Once an individual or radio group address is used to begin transmitting a fragmented message, that same address must not be used to start a new

fragmented transmission until the first fragmented transmission has been completed.

- For the duration of time that an individual or radio group address is being used to send a fragmented message, that same address must not appear more than once in any frame to send an unfragmented message.
- Once a specific dynamic group address (temporary address) is assigned to a group, it must not be reused until its associated message has been transmitted in its entirety. Given this constraint, the same dynamic group address can only appear once in any frame.
- A dynamic group address cannot be used to set up a second dynamic group.
- Messages using any of the three defined numeric vectors ( $V_2V_1V_0 = 011$ , 100, and 111) cannot be fragmented, and thus must be completely contained in a single frame.
- Fragments of the same message must be sent at a frequency of at least 1 every 32 frames (i.e., at least once a minute) or 1 every 128 frames (i.e., at least once every 4 minutes) as specified by the service provider.
- Enhanced message fragmenting for symbolic character transmission requires that the encoder track character boundaries within each fragment in order to avoid character splitting.
- Message numbering as an optional feature is offered by some carriers and available on an individual subscriber basis.
- Message numbers must be assigned sequentially in ascending order.
- Message number sequences must be separately maintained for each individual and radio group address.
- Message numbers are not used (retrieval message number disabled) in conjunction with a dynamic group address.
- When a missed message is re-transmitted from message retrieval storage, the message must have R = 0 to avoid creating an out of sequence message that may cause the pager to indicate a missed message.

#### FLEX DECODING RULES

- FLEX decoding devices may implement either single-phase addressing or any-phase addressing.
- FLEX decoding devices that support the numeric vector type  $(V_2V_1V_0 = 011)$  must also support the short message vector  $(V_2V_1V_0 = 010)$  with the message type  $(t_1t_0)$  set to 00.
- FLEX decoding devices that support the alphanumeric vector type  $(V_2V_1V_0 = 101)$  must support the numeric vector type  $(V_2V_1V_0 = 011)$  and the short message vector  $(V_2V_1V_0 = 010)$  with the message type  $(t_1t_0)$  set to 00. FLEX paging devices that implement any-phase and support the alphanumeric

vector type ( $V_2V_1V_0 = 101$ ) must also support the short instruction vector ( $V_2V_1V_0 = 001$ ) with the instruction type ( $i_2i_1i_0$ ) set to 000.

- FLEX decoding devices must be capable of decoding frames at all of the following combinations of data rate and modulation mode. They are: 1600 bps, 2 level; 3200 bps, 2 level; 3200 bps, 4 level; 6400 bps, 4 level.
- FLEX decoding devices must be designed to tolerate 4 minute fragment separation times.

# **FLEX Character Sets and Rules**

#### ALPHANUMERIC CHARACTER SET

The following tables define the characters to be displayed in the FLEX Alphanumeric Message mode. Control characters that are not acted upon by the pager are ignored in the display process (do not require display space), but are stored in memory for possible download to an external device.

Least Significant 4	Most Significant 3 bits of character									
bits of character	0	1	2	3	4	5	6	7		
0	NUL	DLE	SP	0	@	Р	4	р		
1	SOH	DC1	!	1	а	q	а	q		
2	STX	DC2	"	2	b	r	b	r		
3	ETX	DC3	#	3	с	s	с	s		
4	EOT	DC4	\$	4	d	t	d	t		
5	ENQ	NAK	%	5	e	u	е	u		
6	ACK	SYN	&	6	f	v	f	v		
7	BEL	ETB	,	7	g	w	g	w		
8	BS	CAN	(	8	h	x	h	x		
9	ТАВ	EM	)	9	i	у	i	у		
А	LF	SUB	*	:	j	z	j	Z		
В	VT	ESC	+	;	k	]	k	{		
С	FF	FS	,	<	1	\	1			

 Table A-13
 Alphanumeric Character Set

Least Significant 4	Most Significant 3 bits of character									
bits of character	0	1	2	3	4	5	6	7		
D	CR	GS	-	=	m	]	m	}		
Е	SO	RS		>	n	^	n	~		
F	SI	US	/	?	0	_	0	DEL		

 Table A-13
 Alphanumeric Character Set (Continued)

#### NUMERIC CHARACTER SET

The following tables define the characters to be displayed in the FLEX Numeric Message mode.

Table A-14         Standard Character Set (Peoples Republic of China Opt
--

Character	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
Spare	1	0	1	0
U	1	0	1	1
Space	1	1	0	0
-	1	1	0	1
]	1	1	1	0
[	1	1	1	1

Character	B <sub>3</sub>	B <sub>2</sub>	<b>B</b> <sub>1</sub>	B <sub>0</sub>
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
А	1	0	1	0
В	1	0	1	1
Space	1	1	0	0
С	1	1	0	1
D	1	1	1	0
E	1	1	1	1

 Table A-15
 Alternate Character Set (Peoples Republic of China Option On)

# **FLEX Local Time And Date**

The FLEX protocol allows for systems to transmit time information in its Block Information Field. When a system provider supports local time transmissions, the system provider is required, at a minimum, to transmit at least one time related block information word in each phase transmitted in frame 0, cycle 0. The time transmitted is the local time for the transmitted time zone and refers to the actual time at the leading edge of the first bit of Sync 1 of Frame 0 of the current cycle. The information carried in the **s** bits of the block information word depend on the value of the **f** bits of the block information word. The following sections describe the bit definitions of the time related block information words.

#### MONTH/DAY/YEAR

 Table A-16
 Month/Day/Year Block Information Word Definition

f <sub>2</sub> f <sub>1</sub> f <sub>0</sub>	$s_{13} \ s_{12} \ s_{11} \ s_{10} \ s_9 \ s_8 \ s_7 \ s_6 \ s_5 \ s_4 \ s_3 \ s_2 \ s_1 \ s_0$	)
001	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	0
Note:		tic.

#### SECOND/MINUTE/HOUR

 Table A-17
 Second/Minute/Hour Block Information Word Definition

f <sub>2</sub> f <sub>1</sub> f <sub>0</sub>	s <sub>13</sub>	s <sub>12</sub>	s <sub>11</sub>	s <sub>10</sub>	Sg	<b>S</b> 8	<b>s</b> 7	s <sub>6</sub>	<b>S</b> 5	s <sub>4</sub>	s <sub>3</sub>	<b>s</b> <sub>2</sub>	s <sub>1</sub>	s <sub>0</sub>
010	S <sub>5</sub>	$S_4$	S <sub>3</sub>	$M_5$	$M_4$	M <sub>3</sub>	M <sub>2</sub>	M <sub>1</sub>	M <sub>0</sub>	H <sub>4</sub>	H <sub>3</sub>	H <sub>2</sub>	$H_1$	H <sub>0</sub>
Note:	field seco thro <b>M</b> = thro <b>H</b> =	l. The nd) i ugh <b>Mir</b> ugh <b>Hou</b>	ese b incre 52.5 nute : 59, r <b>ur fie</b>	its re men seco	pres ts. 00 nds, —00 ctive 0000	ent t 10 thi respo 0000 ly 0 thro	he se roug ectiv thro	econo h 111 ely ough	ds in I (bir 1110	eigh nary) 11 (l	nth o corr oinar	f a m respo y) co	inuto ond to orresj	pond to 0

## ACCURATE SECONDS/DAYLIGHT SAVINGS TIME/TIME ZONE

 Table A-18
 System Message Block Information Word Definition

$f_2 f_1 f_0$	s <sub>13</sub>	s <sub>12</sub>	s <sub>11</sub>	s <sub>10</sub>	S9	<b>s</b> 8	<b>s</b> <sub>7</sub>	s <sub>6</sub>	<b>s</b> <sub>5</sub>	s <sub>4</sub>	s <sub>3</sub>	s <sub>2</sub>	s <sub>1</sub>	s <sub>0</sub>	Description
101	S <sub>2</sub>	<b>S</b> <sub>1</sub>	S <sub>0</sub>	x	L <sub>0</sub>	$z_4$	$z_3$	$z_2$	$\mathbf{z}_1$	z <sub>0</sub>	0	1	0	Х	System Message <sup>1</sup>
Notes:		above times $S = 1$ used be a L = 1 stan z = 1 The	ve. T e rela Accu d to a ddec Dayl dard <b>Fime</b>	he sy ited i inate idjus i to t ight i time zon et fro	nfor Seco t the he co Sav e. W	n me mati onds seccoarse ings hen i Thes	on. —Th onds secc <b>Tim</b> (t is c e bit:	es w nis fie to w onds <b>e</b> —V clear, s ind	ith the eld p ithir in si Vher the icate	he s <sub>3</sub> provie n 1 se ixty-f n this time e the	des a conc fourt bit i bein time	1 SO 1 1 MOI 1. Th h of s set g tra zone	field re ac is fie a mi , the unsm e for	set to s curate eld repu nute in time b itted is which	through s <sub>13</sub> are defined as some other value do not contain seconds reference and can be resents how much time should acrements. being transmitted is local s Daylight Savings Time. the time is being transmitted. be following table describes the

$z_4 z_3 z_2 z_1 z_0$	Time Zone
00000	GMT
00001	GMT + 0100
00010	GMT + 0200
00011	GMT + 0300
00100	GMT + 0400
00101	GMT + 0500
00110	GMT + 0600
00111	GMT + 0700
01000	GMT + 0800
01001	GMT + 0900
01010	GMT + 1000

 Table A-19
 Time Zone Values

$z_4 z_3 z_2 z_1 z_0$	Time Zone
01011	GMT + 1100
01100	GMT + 1200
01101	GMT + 0330
01110	GMT + 0430
01111	GMT + 0530
10000	RESERVED
10001	GMT + 0545
10010	GMT + 0630
10011	GMT + 0930
10100	GMT - 0330
10101	GMT - 1100

$z_4 z_3 z_2 z_1 z_0$	Time Zone
10110	GMT - 1000
10111	GMT - 0900
11000	GMT - 0800
11001	GMT - 0700
11010	GMT - 0600
11011	GMT – 0500
11100	GMT - 0400
11101	GMT - 0300
11110	GMT - 0200
11111	GMT - 0100

# FLEX CAPCODES

In order to send messages to a FLEX decoding device, the FLEX service provider must know the device's address, the address type (single-phase, any-phase, or all-phase), the address's assigned phase, the address's assigned frame, and the address's battery cycle. This information is typically included in a FLEX CAPCODE. The assignment of CAPCODEs is regulated to prevent duplication of addresses on a system. Check with your FLEX service provider or other appropriate regulatory body for FLEX CAPCODE assignments. The following paragraphs describe what these parameters define.

The device address consists of one or two 21-bit words. A one-word address is called a short address, while a two-word address is called a long address. Address words are separated into ranges according to the following table

Туре	Hexadecimal Value
Idle Word (Illegal Address)	000000
Long Address 1	000001-008000
Short Address	008001-1E0000
Long Address 3	1E0001-1E8000
Long Address 4	1E8001-1F0000
Short Address (Reserved)	1F0001-1F27FF
Info Service Address	1F2800-1F67FF
Network Address	1F6800-1F77FF
Temporary Address	1F7800-1F780F
Operator Messaging Address	1F7810-1F781F
Short Address (Reserved)	1F7820-1F7FFE
Long Address 2	1F7FFF-1FFFFE
Idle Word (Illegal Address)	1FFFFF

 Table A-20
 Address Word Range Definition

Long addresses are grouped into the sets listed in Table A-21.

Long Address Set	First Word	Second Word
1-2	Long Address 1	Long Address 2
1–3	Long Address 1	Long Address 3
1-4	Long Address 1	Long Address 4
2-3	Long Address 2	Long Address 3
2-4	Long Address 2	Long Address 4

Table A-21	Long Address Sets
------------	-------------------

The address type indicates how messages on a particular address can be delivered in multi-phase FLEX frames. Messages sent on single-phase addresses can only be delivered in a particular phase (a, b, c, or d). Messages sent on any-phase addresses can be delivered in any phase, but a single message is limited to a single phase per frame. Messages sent on all-phase addresses can be delivered in any phase, and a single message can be spread across multiple phases in a single frame. All-phase messaging is a future feature of FLEX and has not been completely defined.

The assigned phase is required only for single-phase devices. It determines the phase (a, b, c, or d) in which the messages is sent.

The assigned frame and battery cycle determine the frames in which the decoding device typically looks for messages (other system factors can cause the decoding device to look in other frames in addition to the typical frames).

The battery cycle is a number between 0 and 7 and defines how often the decoding device looks for messages on the FLEX channel. For a given battery cycle, b, the decoding device looks in every 2<sup>b</sup> frames. Thus, an address with an assigned frame of 3 and a battery cycle of 5 typically looks for messages in frame 3 and every 32 frames thereafter (i.e., frames 3, 35, 67, and 99).

The FLEX CAPCODE is defined to represent either a short or a long address. The short address is defined in the FLEX protocol as one code word on the RF channel and is represented by a 7-digit decimal field. The long address is defined in the FLEX protocol as two code words on the RF channel and is represented by a 9- or 10-digit decimal field. The long addresses in set 1–2 are represented by a 9-digit decimal field. The long addresses in sets 1–3, 1–4, 2–3, and 2–4 are represented by a 10-digit decimal field. An alphabetic character known as the "CAPCODE type" always precedes the 7-, 9-, or 10-digit decimal address field. The CAPCODE type indicates the type of address and distinguishes FLEX CAPCODEs from CAPCODEs of other paging protocols.

## CAPCODE TYPE

Example CAPCODEs are shown in **Table A-22**. The CAPCODE type can be any of "A" through "L" or "U" through "Z". The CAPCODE types "A" through "L" indicate that the standard rules are used to derive the assigned frame and phase information from the address field. (See **Standard Frame and Phase Embedding Rules** on page A-28.) For these CAPCODE types, the battery cycle (indicated as a "b" in *Example 1*) is indicated by a single decimal digit "0" through "7" preceding the CAPCODE type. When the FLEX standard battery cycle of 4 (16-frame cycle) is used, the battery cycle digit is not required (see *Example 2* in **Table A-22**).

The CAPCODE types "U" through "Z" indicate that the standard frame and phase embedding rules were not used and additional information is required. The phase assignment can be derived from the CAPCODE type, as described in **Table A-23** on page A-28. The 3-digit decimal frame assignment "000" through "127" (indicated by "fff" in example 3) and single digit decimal battery cycle "0" through "7" (indicated as a "b" in *Example 3* in **Table A-22**) may precede this CAPCODE type. The frame and battery cycle fields are not required. When they are not included (see *Example 4* in **Table A-22**), the paging device or the subscriber database must be accessed to determine the assigned frame and battery cycle.

The extended CAPCODE is a regular CAPCODE with a 10-digit address field and preceded by an extra alphabetic character "P" through "S". These CAPCODEs are used to provide additional information required for roaming devices.

Example	Short	Long	Extended
1	<b>bA</b> 1234567	<b>bA</b> 123456789	<b>RbA</b> 1234567890
2	A1234567	A123456789	RA1234567890
3	<b>fffbU</b> 1234567	fffbU123456789	RfffbU1234567890
4	U1234567	U123456789	<b>RU</b> 1234567890

 Table A-22
 FLEX CAPCODE Examples

By using the convention of 7 digits to represent short addresses, 9 digits to represent some of the long addresses in set 1–2, and 10 digits to represent the balance of long addresses, it is possible to differentiate between the different types of addresses. The range of the decimal address field consists of the numbers 1 through 5,370,810,366 where short and other single code word addresses fall below 2,031,615 and Long addresses are above 2,101,248. The goal in displaying a CAPCODE is to use the shortest form possible. Even though the non-standard form could represent a standard assignment, the standard form is chosen to indicate that it is a standard assignment. All CAPCODE forms, except *Example 4* in **Table A-22**, contain the information required to send a message to a subscriber unit.

#### STANDARD FRAME AND PHASE EMBEDDING RULES

Maximum battery life in a FLEX decoding device is achieved when all of the addresses assigned to a device are in the same frame. For single-phase decoding devices, it is a requirement for all assigned addresses to be in the same phase.

Normally, it is very desirable to spread the population of FLEX subscriber units on a system across all four phases of all 128 frames. Frame and phase spreading can be performed automatically as addresses are assigned sequentially by embedding that information into the 7-, 9-, and 10-digit decimal FLEX address.

The standard procedure for deriving the phase and frame values from the CAPCODE starts by separating the 7-, 9-, or 10-digit decimal address portion (field to the right of the CAPCODE type) and performing a decimal to binary conversion. The Least Significant Bit (LSB) is labeled bit "0". The following bits "2 and 3" in order, specify phases 00, 01, 10, or 11 for phase 0,1,2,3 (a, b, c, d), and bits "4–10" represent frames "000" through "127".

The frame and phase can also be derived from the 7-, 9-, or 10-digit decimal address by using modulo arithmetic (base 10) where:

Phase = (Integer (Addr/4)) Modulo 4 Frame = (Integer (Addr/16)) Modulo 128

When these rules are used, and addresses are assigned in order, the phase increments after four consecutive addresses are assigned, while the frame is incremented after sixteen addresses are assigned.

#### CAPCODE ALPHA CHARACTER DEFINITION

The alpha character in the FLEX CAPCODE indicates the type of decoding device to which the address is assigned. The types include single-phase, any-phase, or all-phase. It also indicates if the address is the first, second, third, or fourth address in the subscriber unit (when addresses are assigned in order and follow standard rules), and specifies the rules for determining in which phase and frame the address is active.

Standard Rules	No Rules (Non-Standard Form)
A—Single-phase Subtract 0	U—Single-phase, Phase 0
B—Single-phase Subtract 1	V—Single-phase, Phase 1
C—Single-phase Subtract 2	W—Single-phase, Phase 2
D—Single-phase Subtract 3	X—Single-phase, Phase 3

 Table A-23
 Alpha Character Codes

Standard Rules	No Rules (Non-Standard Form)
E—Any-phase, Subtract 0	Y—Any-phase
F—Any-phase Subtract 1	-
G—Any-phase Subtract 2	-
H—Any-phase Subtract 3	-
I—All-phase Subtract 0	Z—All-phase
J—All-phase Subtract 1	-
K—All-phase Subtract 2	-
L—All-phase Subtract 3	_

 Table A-23
 Alpha Character Codes (Continued)

The following rules apply:

- The character "A" represents a single-phase subscriber unit using the standard rules for embedding phase and frame. The character "B" is similar to "A", except 1 is subtracted from the CAPCODE before applying the standard rule. Likewise, the characters "C" and "D" indicate that 2 or 3 is to be subtracted before applying the rule. Using these CAPCODE characters ensures that sequentially numbered CAPCODEs are assigned to a common phase and frame. These procedures modify the standard rules and are intended to simplify the order entry process for multiple address subscriber units. When addresses are assigned in order, the subtraction of 1, 2, or 3 ensures that the calculation for each additional address in a decoding device is referenced to the first address. Thus, all A, B, C, and D addresses are assigned to the same frame and phase.
- Alpha characters "E" through "H" and "I" through "L" represent any-phase and all-phase subscriber units where the subtract rule is modified to ensure that all addresses of a multiple address subscriber unit are in the same frame.
- For the cases where no rule is defined, the letters "U" through "X" indicate single-phase subscriber units assigned to phases 0 through 3 (phases a through d) with the frame and battery cycle explicitly displayed. "Y" and "Z" indicate non-standard addresses for any-phase and all-phase subscriber units.
- If the subscriber unit contains only a single individual address and the user is content with the recommended 30 second battery cycle, then the letter "A", "E", or "I" is added as a prefix to the 7-, 9- or 10-digit address, where "A" = single-phase device, "E" = any-phase device, and "I" = all-phase device.

- If the unit were to be a two address unit where both addresses are individual addresses, then "A", "E", or "I" would again preface the address field of the first address. "B", "F", or "J" would preface the second address. The "B", "F", or "J" indicates that the address is a second address and it is to have the properties of the first address. This rule eliminates the need for an administrative operator or a salesperson to calculate a starting address, which would allow standard rules to always apply.
- In other cases, especially where a group address is to be included, it is very likely that the "U" through "Z" forms of the CAPCODE will be used so that the frame can be explicitly chosen to provide best battery life, and the required "same phase" operation can be met in the case of the single-phase units.

#### CAPCODE TO BINARY CONVERSION

#### Short CAPCODE

To convert a short address CAPCODE, the number 32,768 is added to the 7-digit decimal CAPCODE address (or to any CAPCODE less than 2,031,615). The resultant number is then converted to a 21-bit binary number, which then becomes the information bits of the (31,21) BCH code word transmitted over the air.

#### Long CAPCODE 2,101,249 to 1,075,843,072

Long address set 1–2 is in this range. To convert a long address CAPCODE, the number 2,068,481 is subtracted from the CAPCODE address. The resultant number is then divided by 32,768 with the remainder, incremented by 1, being the 1st word of the long address. This is the same as calculating the ((CAPCODE – 2,068,481) modulo 32768) + 1. This value is converted to a 21-bit binary number, which becomes the information bits in the (31,21) BCH code word transmitted over the air as the 1st address word.

The second word of the long address is determined by first calculating the integer portion of the (CAPCODE – 2,068,481) divided by 32,768. This value is then subtracted from 2,097,151 (equivalent to the ones complement of the value in binary), and converted to a 21-bit binary number, which becomes the information bits in the (31, 21) BCH code word transmitted over the air as the second address word.

## Long CAPCODE 1,075,843,073 to 3,223,326,720

Long address sets 1–3 and 1–4 are in this range. The 1st word of the long address is calculated following the same rules for the long addresses set 1–2. The second long address word is determined by subtracting 2,068,481 from the CAPCODE, the resultant number is divided by 32,768 with the integer portion added to 1,933,312. This value is converted to a 21-bit binary number, which becomes the (31,21) BCH code word transmitted over the air as the second address word.

# Long CAPCODE 3,223,326,721 to 4,297,068,542

Long address set 2–3 is in this range. The first word is determined by subtracting 2,068,479 from the CAPCODE. The remainder of dividing by 32,768 is retained (i.e., modulo 32,768). This value is then added to 2,064,383 with the result converted to a 21-bit binary number, which becomes the information bits in the (31,21) BCH code word transmitted over the air as the 1st address word.

The second word is determined by subtracting 2,068,479 from the CAPCODE and finding the integer portion after dividing by 32,768. This value is then added to 1,867,776 and converted to a 21-bit binary number, which becomes the (31,21) BCH code word transmitted over the air as the second address word.

# **BINARY TO CAPCODE CONVERSION**

With the address code word values that are transmitted over the air, the CAPCODE can be calculated by performing the inverse of the above-specified process. As an example, the short address code word is converted to decimal and the number 32,768 is subtracted to arrive at the 7-digit address portion of the CAPCODE. For the two word long address set 1–2, the address word 1 is first converted from binary to decimal. The second address word is then complemented, (or subtracted from 2,097,151 decimal) and converted to a decimal. This value is multiplied by 32,768, added to 2,068,480, and then added to address word 1. The result is the address portion of the FLEX CAPCODE.

#### **CAPCODE ASSIGNMENTS**

The following table defines the address usage assignment. All addresses not listed in this table are not defined and reserved for future use.

<b>CAPCODE</b> Address Value	Description			
0,000,000,000	Illegal			
0,000,000,001 to 0,001,933,312	Short Addresses			
0,001,933,313 to 0,001,998,848	Illegal			
0,001,998,849 to 0,002,009,087	Reserved for Future Use			
0,002,009,088 to 0,002,025,471	Information Service Addresses			
0,002,025,472 to 0,002,029,567	Network Addresses			
0,002,029,568 to 0,002,029,583	Temporary Addresses			
0,002,029,584 to 0,002,029,599	Operator Messaging Addresses			
0,002,029,600 to 0,002,031,614	Reserved for Future Use			
0,002,031,615 to 0,002,101,248	Illegal			
0,002,101,249 to 0,102,101,250	Long Address Set 1-2 Uncoordinated			
0,102,101,251 to 0,402,101,250	Long Address Set 1–2 by Country <sup>1</sup>			
0,402,101,251 to 1,075,843,072	Long Address Set 1–2 Global <sup>2</sup>			
1,075,843,073 to 2,149,584,896	Long Address Set 1–3 Global <sup>2</sup>			
2,149,584,897 to 3,223,326,720	Long Address Set 1–4 Global <sup>2</sup>			
3,223,326,721 to 3,923,326,750	Long Address Set 2–3 by Country <sup>1</sup>			
3,923,326,751 to 4,280,000,00	Long Address Set 2–3 Reserved			
4,280,000,001 to 4,285,000,000	Long Address Set 2–3 Info Service <sup>3</sup> Global <sup>2</sup>			
4,285,000,001 to 4,290,000,000	Long Address Set 2–3 Info Service <sup>3</sup> by Country <sup>1</sup>			
4,290,000,001 to 4,291,000,000	Long Address Set 2–3 Info Service <sup>3</sup> World-Wide Use <sup>4</sup>			
4,291,000,001 to 4,297,068,542	Reserved for Future Use			
Notes:       1. "by Country"—The addresses are coordinated within each country and with countries along borders.         2. "Global"—The address is coordinated to be unique world–wide.         3. "Info Service"—Rules governing the use of these addresses are not currently defined.				

Table A-24	CAPCODE Assignment Table
------------	--------------------------

World Wide Use"—One thousand addresses are assigned to each country for world-wide use.

## <del>dsp</del>

# APPENDIX B

# SPI PACKETS

All data communicated between the FLEXchip IC and the host MCU is transmitted on the SPI in 32-bit packets. Each packet consists of an 8-bit ID followed by 24 bits of information. The FLEXchip IC uses the SPI bus in Full Duplex mode. In other words, whenever a packet communication occurs, the data in both directions is valid packet data.

The SPI consists of a  $\overline{\text{READY}}$  pin and four SPI pins (SS, SCK, MOSI, and MISO). The  $\overline{\text{SS}}$  is used as a chip select for the FLEXchip IC. The SCK is a clock supplied by the host MCU. The data from the host is transmitted on the MOSI line. The data from the FLEXchip IC is transmitted on the MISO line.

# PACKET COMMUNICATION INITIATED BY THE HOST

When the host sends a packet to the FLEXchip IC, it performs the following steps (see **Figure B-1**):

- 1. Select the FLEX chip IC by driving the  $\overline{SS}$  pin low.
- 2. Wait for the FLEXchip IC to drive the  $\overline{\text{READY}}$  pin low.
- 3. Send the 32-bit packet.
- 4. De-select the FLEX chip IC by driving the  $\overline{SS}$  pin high.
- 5. Repeat steps 1 through 4 for each additional packet.




Figure B-1 Typical Multiple Packet Communications Initiated by the Host


#### Packet Communication Initiated by the FLEXchip IC

When the host sends a packet, it will also receive a valid packet from the FLEXchip IC. If the FLEXchip IC is enabled (See **Checksum Packet** on page B-6.) and has no other packets waiting to be sent, the FLEXchip IC will send a status packet. The host must transition the  $\overline{SS}$  pin from high to low to begin each 32-bit packet. The FLEXchip IC must see a negative transition on the  $\overline{SS}$  pin in order for the host to initiate each packet communication.

## PACKET COMMUNICATION INITIATED BY THE FLEXCHIP IC

When the FLEXchip IC has a packet for the host to read, the following occurs (see **Figure B-2**):

- 1. The FLEXchip IC drives the  $\overline{\text{READY}}$  pin low.
- 2. If the FLEXchip IC is not already selected, the host selects the FLEXchip IC by driving the  $\overline{SS}$  pin low.
- 3. The host receives (and sends) a 32-bit packet.
- 4. The host de-selects the FLEX chip IC by driving the  $\overline{SS}$  pin high (optional).






When the host is reading a packet from the FLEXchip IC, it must send a valid packet to the FLEXchip IC. If the host has no data to send, it is suggested that the host send a Checksum Packet with all of the data bits set to 0 in order to avoid disabling the FLEXchip IC. (See **Checksum Packet** on page B-6.)

**Figure B-3** on page B-3 illustrates that it is not necessary to de-select the FLEXchip IC between packets when the packets are initiated by the FLEXchip IC.

Host-to-Decoder Packet Map





# HOST-TO-DECODER PACKET MAP

The upper 8 bits of a packet comprise the packet ID. The following table describes the packet ID's for all of the packets that can be sent to the FLEXchip IC from the host.

Packet ID (Hexadecimal)	Packet Type
00	Checksum
01	Configuration
02	Control
03	All Frame Mode
04–0E	Reserved (Host should never send)
OF	Receiver Line Control
10	Receiver Control Configuration (Off Setting)
11	Receiver Control Configuration (Warm Up 1 Setting)
12	Receiver Control Configuration (Warm Up 2 Setting)
13	Receiver Control Configuration (Warm Up 3 Setting)
14	Receiver Control Configuration (Warm Up 4 Setting)

Table B-1	Host-to-Decoder Packet ID Map
-----------	-------------------------------

## Host-to-Decoder Packet Map

Packet ID (Hexadecimal)	Packet Type				
15	Receiver Control Configuration (Warm Up 5 Setting)				
16	Receiver Control Configuration (3200sps Sync Setting)				
17	Receiver Control Configuration (1600sps Sync Setting)				
18	Receiver Control Configuration (3200sps Data Setting)				
19	Receiver Control Configuration (1600sps Data Setting)				
1A	Receiver Control Configuration (Shut Down 1 Setting)				
1B	Receiver Control Configuration (Shut Down 2 Setting)				
1C-1F	Special (Ignored by FLEXchip IC)				
20	Frame Assignment (Frames 112 through 127)				
21	Frame Assignment (Frames 96 through 111)				
22	Frame Assignment (Frames 80 through 95)				
23	Frame Assignment (Frames 64 through 79)				
24	Frame Assignment (Frames 48 through 63)				
25	Frame Assignment (Frames 32 through 47)				
26	Frame Assignment (Frames 16 through 31)				
27	Frame Assignment (Frames 0 through 15)				
28-77	Reserved (Host should never send)				
78	User Address Enable				
79–7F	Reserved (Host should never send)				
80	User Address Assignment (User address 0)				
81	User Address Assignment (User address 1)				
82	User Address Assignment (User address 2)				
83	User Address Assignment (User address 3)				
84	User Address Assignment (User address 4)				
85	User Address Assignment (User address 5)				

 Table B-1
 Host-to-Decoder Packet ID Map (Continued)

	•
Packet ID (Hexadecimal)	Packet Type
86	User Address Assignment (User address 6)
87	User Address Assignment (User address 7)
88	User Address Assignment (User address 8)
89	User Address Assignment (User address 9)
8A	User Address Assignment (User address 10)
8B	User Address Assignment (User address 11)
8C	User Address Assignment (User address 12)
8D	User Address Assignment (User address 13)
8E	User Address Assignment (User address 14)
8F	User Address Assignment (User address 15)
90-FF	Reserved (Host should never send)

 Table B-1
 Host-to-Decoder Packet ID Map (Continued)

# **DECODER-TO-HOST PACKET MAP**

The following table describes the packet ID's for all of the packets that can be sent to the host from the FLEXchip IC.

Packet ID (Hexadecimal)	Packet Type
00	Block Information Word
01	Address
02–57	Vector or Message (ID is word number in frame)
58-7E	Reserved
7F	Status
80-FE	Reserved
FF	Part ID

Table B-2 Decoder-to-Host Packet ID Map

#### Host-to-Decoder Packet Descriptions

# HOST-TO-DECODER PACKET DESCRIPTIONS

The following sections describe the packets of information sent from the host to the FLEXchip IC. In all cases the packets should be sent MSB first (Bit 7 of byte 3 = Bit 31 of the packet = MSB).

# **Checksum Packet**

The Checksum Packet is used to ensure proper communication between the host and the FLEXchip IC. The FLEXchip IC exclusive-ORs the 24 data bits of every packet it receives (except the Checksum Packet and the special packet ID's 1C through 1F hexadecimal) with an internal checksum register. Upon reset and whenever the host writes a packet to the FLEXchip IC, the FLEXchip IC is disabled from sending any information to the host processor until the host processor sends a Checksum Packet with the proper Checksum Value (CV) to the FLEXchip IC. When the FLEXchip IC is disabled in this way, it prompts the host to read the Part ID Packet. Note that all other operation continues normally when the FLEXchip IC is "disabled". The FLEXchip IC is only disabled in the sense that the data can not be read from the FLEXchip IC, all other operations continue to function.

When the FLEXchip IC is reset, it is disabled and the internal checksum register is initialized to the 24-bit part ID defined in the Part ID Packet. (See **Part ID Packet** on page B-34.) Every time a packet other than the Checksum Packet and the special packets 1C through 1F is sent to the decoder IC, the value sent in the 24 information bits is exclusive-ORed with the internal checksum register, the result is stored back to the checksum register, and the FLEXchip IC is disabled. If a Checksum Packet is sent and the CV bits match the bits in the checksum register, the FLEXchip IC is enabled. If a Checksum Packet is is packet is is packet is enabled. If a Checksum Packet is sent when the FLEXchip IC is already enabled, the packet is ignored by the FLEXchip IC, in which case a null packet having the ID and data bits set to 0 is suggested. If a packet other than the Checksum Packet is sent when the FLEXchip IC is enabled, the decoder IC will be disabled until a Checksum Packet is sent with the correct CV bits.




Figure B-4 FLEXchip IC Checksum Flow Chart

When the host reads a packet out of the FLEXchip IC but has no data to send, the Checksum Packet should be sent so the FLEXchip IC will not be disabled. The data in the Checksum Packet could be a null packet, 32-bit stream of all 0s, since a Checksum Packet will not disable the FLEXchip IC. When the host re-configures the FLEXchip IC, the FLEXchip IC will be disabled from sending any packets other than the Part ID Packet until the FLEXchip IC is enabled with a Checksum Packet having the proper data. The ID of the Checksum Packet is 0.

#### Host-to-Decoder Packet Descriptions

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3	0	0	0	0	0	0	0	0
2	CV <sub>23</sub>	CV <sub>22</sub>	CV <sub>21</sub>	CV <sub>20</sub>	CV <sub>19</sub>	CV <sub>18</sub>	CV <sub>17</sub>	CV <sub>16</sub>
1	CV <sub>15</sub>	CV <sub>14</sub>	CV <sub>13</sub>	CV <sub>12</sub>	CV <sub>11</sub>	CV <sub>10</sub>	CV <sub>9</sub>	CV <sub>8</sub>
0	CV7	CV <sub>6</sub>	CV <sub>5</sub>	CV <sub>4</sub>	CV <sub>3</sub>	CV <sub>2</sub>	CV <sub>1</sub>	CV <sub>0</sub>

**Table B-3** Checksum Packet Bit Assignments

# **Configuration Packet**

The Configuration Packet defines a number of different configuration options for the FLEXchip IC. The FLEXchip IC ignores this packet when decoding is enabled (i.e., the ON bit in the Control Packet is set). The ID of the Configuration Packet is 1.

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3	0	0	0	0	0	0	0	1
2	0	0	0	0	0	0	OFD <sub>1</sub>	OFD <sub>0</sub>
1	0	0	0	0	0	0	SP <sub>1</sub>	SP <sub>0</sub>
0	SME	MOT	COD	MTE	LBP	0	0	0

 Table B-4
 Configuration Packet Bit Assignments

## **OSCILLATOR FREQUENCY DIFFERENCE (OFD)**

These bits describe the maximum difference in the frequency of the 76.8 kHz oscillator crystal with respect to the frequency of the transmitter. These limits should be the worst case difference in frequency due to all conditions, including but not limited to aging, temperature, and manufacturing tolerance. Using a smaller frequency difference in this packet will result in lower power consumption due to higher receiver battery save ratios. Note that this value is not the absolute error of the oscillator frequency provided to the FLEXchip IC. The absolute error of the clock used by the FLEX transmitter must be taken into account. (If the transmitter tolerance is  $\pm 25$  ppm and the 76.8 kHz oscillator tolerance is  $\pm 140$  ppm, the oscillator frequency difference is  $\pm 165$  ppm and OFD should be set to 0.) The value after reset = 0. **Table B-5** on page B-9 summarizes the bit definitions.

OFD <sub>1</sub>	OFD <sub>1</sub> OFD <sub>0</sub> Fr Di	
0	0	±300 ppm
0	1	±150 ppm
1	0	±75 ppm
1	1	±0 ppm

Table B-5	<b>OFD Bits Description</b>
-----------	-----------------------------

#### SIGNAL POLARITY (SP)

These bits set the polarity of EXTS1 and EXTS0 input signals. The value after reset = 0. The polarity of the EXTS0 and EXTS1 bits will be determined by the receiver design.

SP <sub>1</sub>	SP <sub>0</sub>	Signal Polarity EXTS1 EXTS0		FSK Modulation @ SP = 0,0	EXTS1	EXTS0
0	0	Normal	Normal	+ 4800 Hz	1	0
0	1	Normal	Inverted	+1600 Hz	1	1
1	0	Inverted	Normal	–1600 Hz	0	1
1	1	Inverted	Inverted	-4800 Hz	0	0

 Table B-6
 SP Bit Definition

## SYNCHRONOUS MODE ENABLE (SME)

When this bit is set, a Status Packet will be automatically sent whenever the **SMU** (Synchronous Mode Update) bit in the Status Packet is set. The host can use the **SM** (Synchronous Mode) bit in the Status Packet as an in-range/out-of-range indication. The value after reset = 0.

## MAXIMUM OFF TIME (MOT)

When this bit is clear, the FLEXchip IC assumes that there can be at most 4 minutes between transmitted frames on the paging system. When this bit is set, the FLEXchip IC assumes that there can be at most 1 minute between transmitted frames on the paging system. This setting is determined by the service provider. The value after reset = 0.

## **CLOCK OUTPUT DISABLE (COD)**

When this bit is clear, a 38.4 kHz signal will be output on the CLKOUT pin. When this bit is set, the CLKOUT pin will be driven low. Note that setting and clearing this bit can cause pulses on the CLKOUT pin that are less than one half the 38.4 kHz period. Also note that when the clock output is enabled, the CLKOUT pin will always output

#### Host-to-Decoder Packet Descriptions

the 38.4 kHz signal even when the FLEXchip IC is in reset (as long as the FLEXchip IC oscillator is seeing clocks). The value after reset = 0.

#### MINUTE TIMER ENABLE (MTE)

When this bit is set, a Status Packet will be sent at one minute intervals with the MT (Minute Time-out) bit in the Status Packet set. When this bit is clear, the internal one-minute timer stops counting. The internal one-minute timer is reset when this bit is changed from 0 to 1 or when the MTC (Minute Timer Clear) bit in the Control Packet is set. The value after reset = 0.

#### LOW BATTERY POLARITY (LBP)

This bit defines the polarity of the FLEXchip ICs LOBAT pin. The LB bit in the Status Packet is initialized to the inverse value of this bit when the FLEXchip IC is turned on (by setting the ON bit in the Control Packet). When the FLEXchip IC is turned on, a low battery update is sent to the host in the Status Packet when a low battery condition is detected on the LOBAT pin. Setting this bit means that a high on the LOBAT pin indicates a low voltage condition. The value after reset = 0.

# **Control Packet**

The Control Packet defines a number of different control bits for the FLEXchip IC. The ID of the Control Packet is 2.

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3	0	0	0	0	0	0	1	0
2	FF <sub>7</sub>	FF <sub>6</sub>	FF <sub>5</sub>	FF <sub>4</sub>	FF <sub>3</sub>	FF <sub>2</sub>	FF <sub>1</sub>	FF <sub>0</sub>
1	0	SPM	PS <sub>1</sub>	PS <sub>0</sub>	0	0	0	0
0	0	SBI	0	MTC	0	0	0	ON

 Table B-7
 Control Packet Bit Assignments

## FORCE FRAME (FF) 0-7

These bits enable and disable forcing the FLEXchip IC to look in frames 0 through 7. When an FF bit is set, the FLEXchip IC will decode the corresponding frame. Unlike the AF bits in the Frame Assignment Packets, the system collapse of a FLEX system will not affect frames assigned using the FF bits. (Where as setting AF<sub>0</sub> to 1 when the system collapse is 5 will cause the decoder to decode frames 0, 32, 64, and 96, setting  $FF_0$  to 1 when the system collapse is 5 will only cause the decoder to decode frame 0.) This may be useful for acquiring transmitted time information. The value after reset = 0.

#### SINGLE PHASE MODE (SPM)

When this bit is set, the FLEXchip IC will decode only one phase of the transmitted data. When this bit is clear, the FLEXchip IC will decode all of the phases it receives. A change to this bit while the FLEXchip IC is on, will not take affect until the next block 0 of a frame. The value after reset = 0.

#### PHASE SELECT (PS)

When the SPM bit is set, these bits define what phase the FLEXchip IC should decode according to the following table. This value is determined by the service provider. A change to these bits while the FLEXchip IC is on, will not take affect until the next block 0 of a frame. The value after reset = 0.

PS Value		Phase Decoded (based on FLEX Data Rate)					
PS <sub>1</sub>	PS <sub>0</sub>	1600 bps	3200 bps	6400 bps			
0	0	а	а	а			
0	1	а	а	b			
1	0	а	С	с			
1	1	а	С	d			

**Table B-8** Phase Select Bit Definition

## SEND BLOCK INFORMATION (SBI) WORDS 2-4

When this bit is set, any errored or time-related block information words 2-4 will be sent to the host. The value after reset = 0.

## MINUTE TIMER CLEAR (MTC)

Setting this bit will cause the one minute timer to restart from 0.

## **TURN ON DECODER (ON)**

Set if the FLEXchip IC should be decoding FLEX signals. Clear if signal processing should be off (Very Low Power mode). The value after reset = 0.

#### Host-to-Decoder Packet Descriptions

# All Frame Mode Packet

The All Frame Mode Packet is used to decrement temporary address enable counters by one, decrement the all frame mode counter by one, and/or enable or disable forcing All Frame mode. If All Frame mode is enabled, the FLEXchip IC will attempt to decode every frame and send a Status Packet with the EOF (End-Of-Frame) bit set at the end of every frame. All Frame mode is enabled if any temporary address enable counter is non-zero, or, the All Frame mode counter is non-zero, or, the force All Frame Mode bit is set. Both the All Frame mode counter and the temporary address enable counters can only be incremented internally by the FLEXchip IC and can only be decremented by the host. The FLEXchip IC will increment a temporary address enable counter whenever a short instruction vector is received assigning the corresponding temporary address. The FLEXchip IC will increment the All Frame mode counter whenever an alphanumeric, HEX / binary, or secure vector is received. When the host determines that a message associated with a temporary address, or a fragmented message has ended, then the appropriate temporary address counter or All Frame mode counter should be decremented by writing an All Frame Mode Packet to the FLEXchip IC in order to exit the All Frame mode, thereby improving battery life. Neither the temporary address enable counters nor the All Frame mode counter can be incremented past the value 127 or decremented past the value 0 (i.e., it will not roll over). The temporary address enable counters and the All Frame mode counter are initialized to 0 at reset and when the decoder is turned off. The ID of the All Frame Mode Packet is 3.

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3	0	0	0	0	0	0	1	1
2	DAF	FAF	0	0	0	0	0	0
1	DTA <sub>15</sub>	DTA <sub>14</sub>	DTA <sub>13</sub>	DTA <sub>12</sub>	DTA <sub>11</sub>	DTA <sub>10</sub>	DTA <sub>9</sub>	DTA <sub>8</sub>
0	DTA <sub>7</sub>	DTA <sub>6</sub>	DTA <sub>5</sub>	DTA <sub>4</sub>	DTA <sub>3</sub>	DTA <sub>2</sub>	DTA <sub>1</sub>	DTA <sub>0</sub>

 Table B-9
 All Frame Mode Packet Bit Assignments

#### **DECREMENT ALL FRAME (DAF) COUNTER**

Setting this bit decrements the All Frame mode counter by one. If a packet is sent with this bit clear, the All Frame mode counter is not affected. The value after reset = 0.

#### FORCE ALL FRAME (FAF) MODE

Setting this bit forces the FLEXchip IC to enter All Frame mode. If this bit is clear, the FLEXchip IC may or may not be in All Frame mode depending on the status of the All Frame mode counter and the temporary address enable counters. This may be useful in acquiring transmitted time information. The value after reset = 0.

## DECREMENT TEMPORARY ADDRESS (DTA) ENABLE COUNTER

When a bit in this word is set, the corresponding temporary address enable counter is decremented by 1. When a bit is cleared, the corresponding temporary address enable counter is not affected. When a temporary address enable counter reaches 0, the temporary address is disabled. The value after reset = 0.

# **Receiver Line Control Packet**

This packet gives the host control over the settings on the receiver control lines (S0–S7) in all modes except reset. In reset, the receiver control lines are in high impedance settings. The ID for the Receiver Line Control Packet is 15 (decimal).

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3	0	0	0	0	1	1	1	1
2	0	0	0	0	0	0	0	0
1	FRS <sub>7</sub>	FRS <sub>6</sub>	FRS <sub>5</sub>	FRS <sub>4</sub>	FRS <sub>3</sub>	FRS <sub>2</sub>	FRS <sub>1</sub>	FRS <sub>0</sub>
0	CLS <sub>7</sub>	CLS <sub>6</sub>	CLS <sub>5</sub>	CLS <sub>4</sub>	CLS <sub>3</sub>	CLS <sub>2</sub>	CLS <sub>1</sub>	CLS <sub>0</sub>

**Table B-10** Receiver Line Control Packet Bit Assignments

## FORCE RECEIVER SETTING (FRS)

Setting a bit to one will cause the corresponding CLS bit in this packet to override the internal receiver control settings on the corresponding receiver control line (S0–S7). Clearing a bit gives control of the corresponding receiver control lines (S0–S7) back to the FLEXchip IC. The value after reset = 0.

### **CONTROL LINE SETTING (CLS)**

If the corresponding FRS bit was set in this packet, these bits define what setting should be applied to the corresponding receiver control lines. The value after reset = 0.

# **Receiver Control Configuration Packets**

These packets allow the host to configure:

- what setting is applied to the receiver control lines S0–S7,
- how long to apply the setting, and,
- when to read the value of the LOBAT input pin.

For a more detailed description of how the FLEXchip IC uses these settings see **Receiver Control Configuration Packets** on page B-14.

The FLEXchip IC defines twelve different receiver control settings. The FLEXchip IC ignores these packets when decoding is enabled (i.e., the ON bit in the Control Packet is set). The IDs for these packets range from 16 to 27 (decimal).

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3	0	0	0	1	0	0	0	0
2	0	0	0	0	LBC	0	0	0
1	CLS <sub>7</sub>	CLS <sub>6</sub>	CLS <sub>5</sub>	CLS <sub>4</sub>	CLS <sub>3</sub>	CLS <sub>2</sub>	CLS <sub>1</sub>	CLS <sub>0</sub>
0	ST <sub>7</sub>	ST <sub>6</sub>	ST <sub>5</sub>	ST <sub>4</sub>	ST <sub>3</sub>	ST <sub>2</sub>	ST <sub>1</sub>	ST <sub>0</sub>

 Table B-11
 Receiver Off Setting Packet Bit Assignments

#### LOW BATTERY CHECK (LBC)

If this bit is set, the FLEXchip IC will check the status of the **LOBAT** port just before leaving this receiver state. The value after reset = 0.

#### **CONTROL LINE SETTING (CLS)**

This is the value to be output on the receiver control lines (S0–S7) for this receiver state. The value after reset = 0.

#### **STEP TIME (ST)**

This is the time the FLEXchip IC is to keep the receiver off before applying the first warm up state's receiver control value to the receiver control lines. The setting is in steps of 625  $\mu$ s. Valid values are 625  $\mu$ s (ST = 01) to 159.375 ms (ST = FF in hexadecimal). (The value after reset = 625  $\mu$ s)

# **Receiver Warm Up Setting Packets**

						_		
Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3	0	0	0	1	s <sub>3</sub>	s <sub>2</sub>	s <sub>1</sub>	s <sub>0</sub>
2	SE	0	0	0	LBC	0	0	0
1	CLS <sub>7</sub>	CLS <sub>6</sub>	CLS <sub>5</sub>	CLS <sub>4</sub>	CLS <sub>3</sub>	CLS <sub>2</sub>	CLS <sub>1</sub>	CLS <sub>0</sub>
0	0	ST <sub>6</sub>	ST <sub>5</sub>	ST <sub>4</sub>	ST <sub>3</sub>	ST <sub>2</sub>	ST <sub>1</sub>	ST <sub>0</sub>

 Table B-12
 Receiver Warm Up Setting Packet Bit Assignments

### SETTING NUMBER (s)

These bit define the receiver control setting for which this packet's values are to be applied. The following truth table shows the names of each of the values for s that apply to this packet.

s <sub>3</sub>	s <sub>2</sub>	s <sub>1</sub>	s <sub>0</sub>	Setting Name
0	0	0	1	Warm Up 1
0	0	1	0	Warm Up 2
0	0	1	1	Warm Up 3
0	1	0	0	Warm Up 4
0	1	0	1	Warm Up 5

 Table B-13
 Setting Number Bit Combinations

## STEP ENABLE (SE)

The receiver setting is enabled when the bit is set. If a step in the warm up sequence is disabled, all steps following the disabled step will be ignored. The value after reset = 0.

## LOW BATTERY CHECK (LBC)

If this bit is set, the FLEXchip IC will check the status of the LOBAT port just before leaving this receiver state. The value after reset = 0.

## **CONTROL LINE SETTING (CLS)**

This is the value to be output on the receiver control lines (S0–S7) for this receiver state. The value after reset = 0.

#### Host-to-Decoder Packet Descriptions

#### STEP TIME (ST)

This is the time the FLEXchip IC is to wait before applying the next state's receiver control value to the receiver control lines. The setting is in steps of 625  $\mu$ s. Valid values are 625  $\mu$ s (ST = 01) to 79.375 ms (ST = 7F in hexadecimal) (The value after reset = 625  $\mu$ s).

## 3200 sps Sync Setting Packets

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3	0	0	0	1	0	1	1	0
2	0	0	0	0	LBC	0	0	0
1	CLS <sub>7</sub>	CLS <sub>6</sub>	CLS <sub>5</sub>	CLS <sub>4</sub>	CLS <sub>3</sub>	CLS <sub>2</sub>	CLS <sub>1</sub>	CLS <sub>0</sub>
0	0	ST <sub>6</sub>	ST <sub>5</sub>	ST <sub>4</sub>	ST <sub>3</sub>	ST <sub>2</sub>	ST <sub>1</sub>	ST <sub>0</sub>

 Table B-14
 3200 sps Sync Setting Packet Bit Assignments

#### LOW BATTERY CHECK (LBC)

If this bit is set, the FLEXchip IC will check the status of the LOBAT port just before leaving this receiver state. The value after reset = 0.

#### **CONTROL LINE SETTING (CLS)**

This is the value to be output on the receiver control lines (S0–S7) for this receiver state. The value after reset = 0.

#### STEP TIME (ST)

This is the time the FLEXchip IC is to wait before expecting good signals on the EXTS1 and EXTS0 signals after warming up. The setting is in steps of 625  $\mu$ s. Valid values are 625  $\mu$ s (ST = 01) to 79.375 ms (ST = 7F in hexadecimal). (The value after reset = 625  $\mu$ s.)

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3	0	0	0	1	s <sub>3</sub>	s <sub>2</sub>	s <sub>1</sub>	s <sub>0</sub>
2	0	0	0	0	LBC	0	0	0
1	CLS <sub>7</sub>	CLS <sub>6</sub>	CLS <sub>5</sub>	CLS <sub>4</sub>	CLS <sub>3</sub>	CLS <sub>2</sub>	CLS <sub>1</sub>	CLS <sub>0</sub>
0	0	0	0	0	0	0	0	0

**Receiver On Setting Packets** 

 Table B-15
 Receiver On Setting Packet Bit Assignments

## SETTING NUMBER (s)

These bits define the receiver control setting for which this packet's values are to be applied. The following truth table shows the names of each of the values for "s" that apply to this packet.

s <sub>3</sub>	s <sub>2</sub>	s <sub>1</sub>	s <sub>0</sub>	Setting Name
0	1	1	1	1600 sps Sync
1	0	0	0	3200 sps Data
1	0	0	1	1600 sps Data

 Table B-16
 Setting Number Bit Definitions

## LOW BATTERY CHECK (LBC)

If this bit is set, the FLEXchip IC will check the status of the LOBAT port just before leaving this receiver state. The value after reset = 0.

## **CONTROL LINE SETTING (CLS)**

This is the value to be output on the receiver control lines (S0–S7) for this receiver state. The value after reset = 0.

Host-to-Decoder Packet Descriptions

# **Receiver Shut Down Setting Packets**

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3	0	0	0	1	1	0	1	S
2	SE	0	0	0	LBC	0	0	0
1	CLS <sub>7</sub>	CLS <sub>6</sub>	CLS <sub>5</sub>	CLS <sub>4</sub>	CLS <sub>3</sub>	CLS <sub>2</sub>	CLS <sub>1</sub>	CLS <sub>0</sub>
0	0	0	ST <sub>5</sub>	ST <sub>4</sub>	ST <sub>3</sub>	ST <sub>2</sub>	ST <sub>1</sub>	ST <sub>0</sub>

**Table B-17** Receiver Shut Down Setting Packet Bit Assignments

#### SETTING NUMBER (s)

These bits define the receiver control setting for which this packet's values are to be applied. The following truth table shows the names of each of the values for "**s**" that apply to this packet.

 Table B-18
 Setting Number Bit Definitions

S	Setting Name
0	Shut Down 1
1	Shut Down 2

### STEP ENABLE (SE)

The receiver setting is enabled when the bit is set. If a step in the shut down sequence is disabled, all steps following the disabled step will be ignored. The value after reset = 0.

#### LOW BATTERY CHECK (LBC)

If this bit is set, the FLEXchip IC will check the status of the LOBAT port just before leaving this receiver state. The value after reset = 0.

#### **CONTROL LINE SETTING (CLS)**

This is the value to be output on the receiver control lines (S0–S7) for this receiver state. The value after reset = 0.

#### STEP TIME (ST)

This is the time the FLEXchip IC is to wait before applying the next state's receiver control value to the receiver control lines. The setting is in steps of 625us. Valid values are  $625 \ \mu s$  (ST = 01) to 39.375 ms (ST = 3F in hexadecimal). (The value after reset =  $625 \ \mu s$ .)

# Frame Assignment Packets

The FLEX protocol defines that each address of a FLEX pager is assigned a home frame and a pager collapse. This information is determined by the service provider. The FLEXchip IC must be configured so that a frame that is assigned by one or more of the addresses' home frames and pager collapses has its corresponding configuration bit set. For example, if the FLEXchip IC has one enabled address and it is assigned to frame 3 with a battery cycle of 4, the AF bits for frames 3, 19, 35, 51, 67, 83, 99, and 115 should be set and the AF bits for all other frames should be cleared. There are 8 Frame Assignment Packets. The IDs for these packets range from 32 to 39 (decimal).

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3	0	0	1	0	0	f <sub>2</sub>	f <sub>1</sub>	f <sub>0</sub>
2	0	0	0	0	0	0	0	0
1	AF <sub>15</sub>	AF <sub>14</sub>	AF <sub>13</sub>	AF <sub>12</sub>	AF <sub>11</sub>	AF <sub>10</sub>	AF <sub>9</sub>	AF <sub>8</sub>
0	AF <sub>7</sub>	AF <sub>6</sub>	AF <sub>5</sub>	AF <sub>4</sub>	AF <sub>3</sub>	AF <sub>2</sub>	AF <sub>1</sub>	AF <sub>0</sub>

 Table B-19
 Frame Assignment Packet Bit Assignments

## FRAME RANGE (f)

This value determines which sixteen frames correspond to the sixteen AF bits in the packet according to the following table. At least one of these bits must be set when the FLEXchip IC is turned on by setting the ON bit in the control packet. The value after reset = 0.

f <sub>2</sub>	f <sub>1</sub>	f <sub>0</sub>	AF <sub>15</sub>	AF <sub>0</sub>
0	0	0	Frame 127	Frame 112
0	0	1	Frame 111	Frame 96
0	1	0	Frame 95	Frame 80
0	1	1	Frame 79	Frame 64
1	0	0	Frame 63	Frame 48
1	0	1	Frame 47	Frame 32
1	1	0	Frame 31	Frame 16
1	1	1	Frame 15	Frame 0

**Table B-20** Frame Range Bit Definition

#### Host-to-Decoder Packet Descriptions

#### **ASSIGNED FRAME (AF)**

If a bit is set, the FLEXchip IC will consider the corresponding frame to be assigned via an address's home frame and pager collapse. The value after reset = 0.

## **User Address Enable Packet**

The User Address Enable Packet is used to enable and disable the 16 user address words. Although the host is allowed to change the user address words while the FLEXchip IC is decoding FLEX signals, the host must disable a user address word before changing it. The ID of the User Address Enable Packet is 120 (decimal).

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3	0	1	1	1	1	0	0	0
2	0	0	0	0	0	0	0	0
1	UAE <sub>15</sub>	UAE <sub>14</sub>	UAE <sub>13</sub>	UAE <sub>12</sub>	UAE <sub>11</sub>	UAE <sub>10</sub>	UAE <sub>9</sub>	UAE <sub>8</sub>
0	UAE <sub>7</sub>	UAE <sub>6</sub>	UAE <sub>5</sub>	UAE <sub>4</sub>	UAE <sub>3</sub>	UAE <sub>2</sub>	UAE <sub>1</sub>	UAE <sub>0</sub>

 Table B-21
 User Address Enable Packet Bit Assignments

When a User Address Enable (UAE) bit is set, the corresponding user address word is enabled. When it is cleared, the corresponding user address word is disabled.  $UAE_0$  corresponds to the user address word configured using a packet ID of 128, and  $UAE_{15}$  corresponds to the user address word configured using a packet ID of 143. In some instances, if an invalid FLEX messaging address is programmed, it will not be detected even when the address is enabled. The value after reset = 0.

## **User Address Assignment Packets**

The FLEXchip IC has sixteen user address words. Each word can be programmed to be a short address or part of a long address. The addresses are configured using the Address Assignment Packets. Each user address can be configured as long or short and tone-only or regular. Although the host is allowed to send these packets while the FLEXchip IC is on, the host must disable the user address word by clearing the corresponding UAE bit in the User Address Enable Packet before changing any of the bits in the corresponding User Address Assignment Packet. This method allows for easy reprogramming of user addresses without disrupting normal operation. The IDs for these packets range from 128 to 143 (decimal).

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3	1	0	0	0	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>
2	0	LA	TOA	A <sub>20</sub>	A <sub>19</sub>	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>
1	A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>
0	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>

**Table B-22** User Address Assignment Packet Bit Assignments

## USER ADDRESS WORD NUMBER (a0-a3)

This specifies which address word is being configured. Having all 0s in this field corresponds to Address Index zero (AI = 0) in the Address Packet received from the FLEXchip IC when an address is detected. (See **Address Packet** on page B-23.)

## LONG ADDRESS (LA)

When this bit is set, the address is considered a long address. Both words of a long address must have this bit set. The first word of a long address must have an even user address word number and the second word must be in the address index immediately following the first word. Long addresses of the 2-3 and 2-4 set (See **FLEX CAPCODES** on page A-21) must be programmed to higher user address word numbers than long addresses of the 1-2, 1-3, and 1-4 set.

### **TONE-ONLY ADDRESS (TOA)**

When this bit is set, the FLEXchip IC will consider this address a tone-only address and will not decode a vector word when the address is received. If the TOA bit of a long address word is set, the TOA bit of the other word of the long address must also be set.

### ADDRESS WORD (A<sub>0</sub>-A<sub>20</sub>)

This is the 21-bit value of the address word. Valid FLEX messaging addresses must be used. In some instances, if an invalid FLEX messaging address is programmed, it will not be detected even when the address is enabled.

# **DECODER-TO-HOST PACKET DESCRIPTIONS**

The following sections describe the packets of information that will be sent from the FLEXchip IC to the host. In all cases the packets are sent MSB first (Bit 7 of byte 3 = Bit 31 of the packet = MSB). The FLEXchip IC decides what data should be sent to the host. If the FLEXchip IC is disabled through the checksum feature (see **Checksum Packet** on page B-6), the Part ID Packet will be sent. Data Packets relating to data received over the air are buffered in the 32 packet transmit buffer. The Data Packets include Block Information Word Packets, Address Packets, Vector Packets, and Message Packets. If the FLEXchip IC is enabled and there is data in the transmit buffer, a packet from the transmit buffer will be sent. If the FLEXchip IC is enabled and no Data Packet or Part ID Packet is pending, the FLEXchip IC will send the Status Packet (which is not buffered). In the event of a buffer overflow, the FLEXchip IC will automatically stop decoding and clear the buffer information.




Figure B-5 FLEXchip IC SPI Transmit Functional Block Diagram

## **Block Information Word Packet**

The Block Information Field is the first field following the synchronization codes of the FLEX protocol (see **Appendix A**). This field contains information about the frame, such as number of addresses and messages, as well as information about current time. The first block information word of each phase is used internally to the FLEXchip IC and is never transmitted to the host.

All time and date block information words (f = 001, 010, or 101) can be optionally sent to the host by setting the SBI bit in the control packet. (see **Control Packet** on page B-10.) When the SBI bit is set and a block information word is received with an uncorrectable number of bit errors, the FLEXchip will send the block information word to the host with the **e** bit set regardless of the value of the "f" field in the block information word. The FLEXchip IC does not support decoding of the vector and

message words associated with the Data/System Message block info word (f = 101). The ID of a Block Information Word Packet is 0 (decimal).

Byte	Bit 7	Bit 6 Bit 5 Bit 4 Bit 3		Bit 2	Bit 1	Bit 0			
3	0	0	0	0	0	0	0	0	
2	e	p <sub>1</sub>	p <sub>0</sub>	х	x	f <sub>2</sub>	f <sub>1</sub>	f <sub>0</sub>	
1	x	х	s <sub>13</sub>	s <sub>12</sub>	s <sub>11</sub>	s <sub>10</sub>	s <sub>9</sub>	s <sub>8</sub>	
0	s <sub>7</sub>	s <sub>7</sub> s <sub>6</sub> s <sub>5</sub> s <sub>4</sub> s <sub>3</sub>				s <sub>2</sub>	s <sub>1</sub>	s <sub>0</sub>	
error p—r x—u									

 Table B-23
 Block Information Word Packet Bit Assignments

x—unused bits; the value of these bits is not guaranteed f—Word Format Type; the value of these bits modify the meaning of the s bits in this packet as described in the following table; if the e bit is not set, this field will be one of 001, 010, or 101 s—These are the information bits of the block information word. The definition of these bits depend on the f bits in this packet. **Table B-24** describes the block information words that the FLEXchip IC decodes. Refer to **Appendix A** for detailed information about these block information words.

Table B-24	Block Information Word Definitions
------------	------------------------------------

$f_2 f_1 f_0$	s <sub>13</sub>	s <sub>12</sub>	s <sub>11</sub>	s <sub>10</sub>	S9	8 <sub>8</sub>	<b>s</b> 7	s <sub>6</sub>	<b>s</b> <sub>5</sub>	s <sub>4</sub>	s <sub>3</sub>	s <sub>2</sub>	s <sub>1</sub>	s <sub>0</sub>	Description
001	m <sub>3</sub>	m <sub>2</sub>	m <sub>1</sub>	m <sub>0</sub>	$d_4$	$d_3$	d <sub>2</sub>	$d_1$	$d_0$	Y <sub>4</sub>	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>	Month, Day, Year
010	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	$M_5$	M <sub>4</sub>	M <sub>3</sub>	M <sub>2</sub>	M <sub>1</sub>	M <sub>0</sub>	H <sub>4</sub>	$H_3$	H <sub>2</sub>	$H_1$	H <sub>0</sub>	Second, Minute, Hour
101	z9	z <sub>8</sub>	<b>Z</b> 7	z <sub>6</sub>	$z_5$	$\mathbf{z}_4$	z <sub>3</sub>	$z_2$	$\mathbf{z}_1$	z <sub>0</sub>	A <sub>3</sub>	A <sub>2</sub>	$A_1$	A <sub>0</sub>	System Message

# **Address Packet**

The Address Field follows the Block Information Field in the FLEX protocol. See **Appendix A** for additional information. It contains all of the addresses in the frame. If less than three bit errors are detected in a received address word and it matches an enabled address assigned to the FLEXchip IC, an Address Packet will be sent to the host processor. The Address Packet contains assorted data about the address and its associated vector and message. The ID of an Address Packet is 1 (decimal).

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3	0	0	0	0	0	0	0	1
2	PA	p <sub>1</sub>	p <sub>0</sub>	LA	X	X	X	X
1	AI <sub>7</sub>	AI <sub>6</sub>	AI <sub>5</sub>	AI4	AI <sub>3</sub>	AI <sub>2</sub>	AI <sub>1</sub>	AI <sub>0</sub>
0	TOA	WN <sub>6</sub>	WN <sub>5</sub>	WN <sub>4</sub>	WN <sub>3</sub>	WN <sub>2</sub>	WN <sub>1</sub>	WN <sub>0</sub>

 Table B-25
 Address Packet Bit Assignments

#### **PRIORITY ADDRESS (PA)**

This bit is set if the address was received as a priority address.

#### PHASE (p)

These bits identify the phase on which the address was detected (0 = a, 1 = b, 2 = c, 3 = d).

#### LONG ADDRESS TYPE (LA)

This bit is set if the address was programmed in the FLEXchip IC as a long address.

#### **ADDRESS INDEX (AI)**

Valid values are 0 through 15 and 128 through 143. The index identifies which of the addresses was detected. Values 0 through 15 will correspond to the sixteen programmable address words. Values 128 through 143 will correspond to the sixteen temporary addresses. For long addresses, the address detect packet will only be sent once and the index will refer to the second word of the address.

### TONE ONLY ADDRESS (TOA)

This bit is set if the address was programmed in the FLEXchip IC as a tone-only address. No vector word will be sent for tone-only addresses.

### WORD NUMBER (WN) OF VECTOR (2-87)

These bits describe the location in the frame of the vector word for the detected address. This value is invalid for this packet if the TOA bit is set.

#### UNUSED BITS (X)

The value of these bits is not guaranteed.

# **Vector Packet**

The Vector Field follows the Address Field (see **Appendix A**). Each Vector Packet must be matched to its corresponding Address Packet. The ID of the vector packet is the word number where the vector word was received in the frame. This value corresponds to the WN bits sent in the associated address packet. The phase information must also match in both the Address Packet and the Vector Packet. It is important to note for long addresses, the first message word will be transmitted in the word location immediately following the associated vector. The word number (identified by  $b_6$  to  $b_0$ ) in the Vector Packet will indicate the message start of the second message word if the message is longer than 1 word.

There are several types of vectors:

- Short Message/Tone Only Vector
- Three types of Numeric Vectors
- Hex/Binary Vector
- Alphanumeric Vector
- Secure Message Vector
- Short Instruction Vector

Each is described in the following pages. A detailed description of the FLEX software protocol requirements is provided in **Appendix A**.

Four of the vectors (Hex/Binary, Alphanumeric, Secure Message, and Short Instruction) enable the FLEXchip IC to begin the All Frame mode. This mode is required to allow for the decoding of temporary addresses and/or fragmented messages. The host disables the All Frame mode after the proper time by writing to the decoder via the All Frame Mode Packet. For any Address Packet sent to the host (except tone-only addresses), a corresponding Vector Packet will always be sent. If more than two bit errors are detected (via BCH calculations, parity calculations, check character calculations, or value validation) in the vector word the **e** bit will be set and the message words will not be sent.

The Numeric, Hex/Binary, Alphanumeric, and Secure Message Vector Packets have associated Message Word Packets in the message field. The host must use the **n** and **b** bits of the vector word to calculate what message word locations are associated with the vector. Both the message word locations and the phase must match.

The Short Instruction Vector is used for assigning temporary addresses that may be associated with a group call.

#### SHORT MESSAGE / TONE ONLY VECTOR

			0	Ũ			U		
Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
3	0	WN <sub>6</sub>	WN <sub>5</sub>	WN <sub>4</sub>	WN <sub>3</sub>	WN <sub>2</sub>	WN <sub>1</sub>	WN <sub>0</sub>	
2	e	p <sub>1</sub>	p <sub>0</sub>	х	X	V <sub>2</sub>	V <sub>1</sub>	V <sub>0</sub>	
1	x	Х	d <sub>11</sub>	d <sub>10</sub>	d9	d <sub>8</sub>	d <sub>7</sub>	d <sub>6</sub>	
0	d <sub>5</sub>	$d_4$	d <sub>3</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	t <sub>1</sub>	t <sub>0</sub>	
Notes: 1.	Notes: 1. V: = 010 for a Short Message/Tone Only Vector								

 Table B-26
 Short Message / Tone Only Vector Packet Bit Assignments

WN—Word number of vector (2-87 decimal); describes the location of the vector word in the frame

e-Set if more than 2 bit errors are detected in the word or, if after error correction, the check character calculation fails

p—Phase on which the vector was found (0 = a, 1 = b, 2 = c, 3 = d)

d—Data bits whose definition depend on the value of t in this packet according to the following table

If this vector is received on a long address and the e bit in this packet is not set, the decoder will 2. send a Message Packet from the word location immediately following the Vector Packet. Except for the short message on a non-network address (t = 0), all message bits in the Message Packet are unused and should be ignored

#### Table B-27 Short Message / Tone Only Vector Definitions

t <sub>1</sub> t <sub>0</sub>	d <sub>11</sub>	d <sub>10</sub>	d9	d <sub>8</sub>	<b>d</b> <sub>7</sub>	d <sub>6</sub>	d <sub>5</sub>	d <sub>4</sub>	d <sub>3</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	Description
00	c <sub>3</sub>	c <sub>2</sub>	c <sub>1</sub>	c <sub>0</sub>	b <sub>3</sub>	b <sub>2</sub>	b <sub>1</sub>	b <sub>0</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	First 3 numeric chars <sup>1</sup>
01	s <sub>8</sub>	<b>s</b> <sub>7</sub>	s <sub>6</sub>	<b>s</b> <sub>5</sub>	s <sub>4</sub>	s <sub>3</sub>	s <sub>2</sub>	s <sub>1</sub>	s <sub>0</sub>	S <sub>2</sub>	<b>S</b> <sub>1</sub>	S <sub>0</sub>	8 sources (S) and 9 unused bits (s)
10	s <sub>1</sub>	s <sub>0</sub>	R <sub>0</sub>	N <sub>5</sub>	N <sub>4</sub>	N <sub>3</sub>	N <sub>2</sub>	N <sub>1</sub>	N <sub>0</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	8 sources (S), message number (N), message retrieval flag (R) <sup>2</sup> , and 2 unused bits (s)
11													spare message type
Notes:	Notes: 1. For long addresses, an extra 5 characters are sent in the Message Packet immediately following												

For long addresses, an extra 5 characters are sent in the Message Packet immediately following the Vector Packet.

2. For a description of the R and N bits see the description of the same bits for numeric messages in Appendix A.

3. t = Message type—These bits define the meaning of the "d" bits in this packet.

x = Unused bits—The value of these bits is not guaranteed.

#### NUMERIC VECTOR PACKET

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3	0	WN <sub>6</sub>	WN <sub>5</sub>	WN <sub>4</sub>	WN <sub>3</sub>	WN <sub>2</sub>	WN <sub>1</sub>	WN <sub>0</sub>
2	е	p <sub>1</sub>	p <sub>0</sub>	X	X	V <sub>2</sub>	V <sub>1</sub>	V <sub>0</sub>
1	X	Х	K <sub>3</sub>	K <sub>2</sub>	К1	K <sub>0</sub>	n <sub>2</sub>	n <sub>1</sub>
0	n <sub>0</sub>	b <sub>6</sub>	$b_5$	b <sub>4</sub>	b <sub>3</sub>	b <sub>2</sub>	b <sub>1</sub>	b <sub>0</sub>

#### Vector Type Identifier (V)

V <sub>2</sub> V <sub>1</sub> V <sub>0</sub>	Name	Description
011	Standard Numeric Format	No special formatting of characters is specified.
100	Special Format Numeric Vector	Formatting of the received characters is predetermined by special rules in the host. See <b>FLEX Message Word</b> <b>Definitions</b> on page A-7.
111	Numbered Numeric Vector	The received information has been numbered by the service provider to indicate all messages have been properly received.

#### **Additional Bit Descriptors**

**Table B-30** Additional Bit Descriptor Definitions for Numeric Vector Packets

Designator	Definition
WN	This is the Word Number of vector (2–87 decimal) that describes the location of the vector word in the frame.
e	This bit is set if more than 2 bit errors are detected in the word, if the check character calculation fails after error correction has been performed, or if the vector value is determined to be invalid.
р	These bits define the phase on which the vector was found $(0 = a, 1 = b, 2 = c, 3 = d)$ .
К	These are the beginning check bits of the message.

Designator	Definition
n	These bits define the number of words in the message including the second vector word for long addresses ( $000 = 1$ word message, $001 = 2$ word message, etc.). For long addresses, the first message word is located in the word location that immediately follows the associated vector.
b	These bits define the word number of the message start in the message field (3–87 decimal). For long addresses, the word number indicates the location of the second message word.
х	These are unused bits. The value of these bits is not guaranteed.

	Table B-30	Additional Bit Descriptor	r Definitions for Numeric Vector Packets	5
--	------------	---------------------------	--	---

#### HEX / BINARY, ALPHANUMERIC, AND SECURE MESSAGE VECTOR

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3	0	WN <sub>6</sub>	WN <sub>5</sub>	WN <sub>4</sub>	WN <sub>3</sub>	WN <sub>2</sub>	WN <sub>1</sub>	WN <sub>0</sub>
2	е	p <sub>1</sub>	p <sub>0</sub>	x	X	$V_2$	V <sub>1</sub>	V <sub>0</sub>
1	x	Х	n <sub>6</sub>	n <sub>5</sub>	n <sub>4</sub>	n <sub>3</sub>	n <sub>2</sub>	n <sub>1</sub>
0	n <sub>0</sub>	b <sub>6</sub>	$b_5$	b <sub>4</sub>	b <sub>3</sub>	b <sub>2</sub>	b <sub>1</sub>	b <sub>0</sub>

 Table B-31
 HEX / Binary, Alphanumeric, and Secure Message Vector Packet Bit Assignments

### Vector Type Identifier (V)

Table B-32	Vector Type Identifier Definition
------------	-----------------------------------

V <sub>2</sub> V <sub>1</sub> V <sub>0</sub>	Туре
000	Secure
101	Alphanumeric
110	Hex / Binary

#### **Additional Bit Descriptors**

<b>Table B-33</b> Additional Bit Descriptor Definitions for Numeric Vector Packets
--

Designator	Definition
WN	This is the Word Number of vector (2–87 decimal) and it describes the location of the vector word in the frame.
е	This bit is set if more than 2 bit errors are detected in the word, if the check character calculation fails after error correction has been performed, or if the vector value is determined to be invalid.
р	These bits define the phase on which the vector was found $(0 = a, 1 = b, 2 = c, 3 = d)$
n	These bits define the number of message words in this frame including the first Message word that immediately follows a long address vector. Valid values are 1– 85 decimal.
b	Word number of message starts in the message field. Valid values are 3–87decimal.Note:For long addresses, the first Message Packet is sent from the word location immediately following the word location of the Vector Packet. The b bits indicate the second message word in the message field if one exists.
х	These are unused bits. The value of these bits is not guaranteed.

#### SHORT INSTRUCTION VECTOR

						0		
Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3	0	WN <sub>6</sub>	WN <sub>5</sub>	WN <sub>4</sub>	WN <sub>3</sub>	WN <sub>2</sub>	WN <sub>1</sub>	WN <sub>0</sub>
2	e	p <sub>1</sub>	p <sub>0</sub>	Х	X	V <sub>2</sub>	V <sub>1</sub>	V <sub>0</sub>
1	Х	Х	d <sub>10</sub>	d9	d <sub>8</sub>	d <sub>7</sub>	$d_6$	$d_5$
0	d <sub>4</sub>	$d_3$	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	i <sub>2</sub>	i <sub>1</sub>	i <sub>0</sub>

**Table B-34** Short Instruction Vector Packet Bit Assignments

#### **Table B-35** Short Instruction Vector Packet Bit Descriptions

Designator	Description
V	V = 001 for a Short Instruction Vector
WN	This indicates the Word Number of the vector (2–87 decimal) and describes the location of the vector word in the frame.
e	This bit is set if more than 2 bit errors are detected in the word or, if after error correction, the check character calculation fails.
р	These bits define the phase on which the vector was found . $(0 = a, 1 = b, 2 = c, 3 = d)$
d	These are data bits whose definition depend on the "i" bits in this packet according to the <b>Table B-36</b> . Note that if this vector is received on a long address and the "e" bit in this packet is not set, the decoder will send a Message Packet immediately following the Vector Packet. All message bits in the message packet are unused and should be ignored.

 Table B-36
 Short Instruction Vector Definition

i <sub>2</sub> i <sub>1</sub> i <sub>0</sub>	d <sub>10</sub>	d9	d <sub>8</sub>	<b>d</b> <sub>7</sub>	d <sub>6</sub>	d <sub>5</sub>	d <sub>4</sub>	d <sub>3</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>		Description
000	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	f <sub>6</sub>	f <sub>5</sub>	$\mathbf{f}_4$	f <sub>3</sub>	f <sub>2</sub>	$\mathbf{f}_1$	f <sub>0</sub>	1	Temporary address assignment <sup>1</sup>
001													Reserved
010													Reserved
011													Reserved
100													Reserved
101													Reserved

i <sub>2</sub> i <sub>1</sub> i <sub>0</sub>	$d_{10} d_9 d_8 d_7 d_6 d_5 d_4 d_3 d_2 d_1 d_0$	Description
110		Reserved
111		Reserved for test
Notes:	1. Assigned temporary address (a) and assigned frame information.	(f). See <b>Appendix C</b> for additional
	<ul> <li>i = Instruction type—These bits define the meaning</li> <li>x = Unused bits—The value of these bits is not guara</li> </ul>	1

Table B-36         Short Instructio	n Vector Definition
-------------------------------------	---------------------

## **Message Packet**

The Message Field follows the Vector Field in the FLEX protocol. It contains the message data, checksum information, and may contain fragment numbers and message numbers. See **Appendix A** for additional information. If the error bit of a vector word is not set and the vector word indicates that there are message words associated with the page, the message words are sent in Message Packets. The ID of the Message Packet is the word number where the message word was received in the frame.

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3	0	WN6	WN5	WN4	WN3	WN2	WN1	WN0
2	е	p <sub>1</sub>	p <sub>0</sub>	i <sub>20</sub>	i <sub>19</sub>	i <sub>18</sub>	i <sub>17</sub>	i <sub>16</sub>
1	i <sub>15</sub>	i <sub>14</sub>	i <sub>13</sub>	i <sub>12</sub>	i <sub>11</sub>	i <sub>10</sub>	ig	i <sub>8</sub>
0	i <sub>7</sub>	i <sub>6</sub>	i <sub>5</sub>	i <sub>4</sub>	i <sub>3</sub>	i <sub>2</sub>	i <sub>1</sub>	i <sub>0</sub>

Table B-37 Message Packet Bit Assignments

Note: **WN** = Word number of message word (3–87 decimal)—Describes the location of the message word in the frame

e is set if more than 2 bit errors are detected in the word.

**p** = Phase on which the message word was found (0 = a, 1 = b, 2 = c, 3 = d)

**i** = information bits of the message word—The definitions of these bits depend on the vector type and which word of the message is being received. See **Appendix A** for a detailed description of these bits.

## **Status Packet**

The Status Packet contains various types of information that the host may require. The Status Packet will be sent to the host whenever the FLEXchip IC is polled and has no other data to send. The FLEXchip IC can also prompt the host to read the Status Packet due to events for which the FLEXchip IC was configured to send it (see **Configuration Packet** on page B-8 and **Control Packet** on page B-10 for a detailed description of the bits). The FLEXchip IC prompts the host to read a Status Packet if one of the following is true:

- The SMU bit in the Status Packet and the SME bit in the Configuration Packet are set.
- The MT bit in the Status Packet and the MTE bit in the Configuration Packet are set.
- The EOF bit in the Status Packet is set.
- The LBU bit in the Status Packet is set.
- The BOE bit in the Status Packet is set.

The ID of the Status Packet is 127 (decimal).

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3	0	1	1	1	1	1	1	1
2	FIV	f <sub>6</sub>	f <sub>5</sub>	f <sub>4</sub>	f <sub>3</sub>	f <sub>2</sub>	f <sub>1</sub>	f <sub>0</sub>
1	SM	LB	X	X	c <sub>3</sub>	c <sub>2</sub>	c <sub>1</sub>	c <sub>0</sub>
0	SMU	LBU	x	MT	X	EOF	x	BOE

**Table B-38** Status Packet Bit Assignments

#### FRAME INFO VALID (FIV)

The FIV bit is set when a valid frame info word has been received since becoming synchronous to the system and the f and c fields contain valid values. If this bit is clear, no valid frame info words have been received since the FLEXchip IC became synchronous to the system. This value will change from 0 to 1 at the end of block 0 of the frame in which the 1st frame info word was properly received. It will be cleared when the FLEXchip IC goes into Asynchronous mode. This bit is initialized to 0 when the FLEXchip IC is reset and when the FLEXchip IC is turned off by clearing the ON bit in the Control Packet.

#### **CURRENT FRAME NUMBER (f)**

This value is updated every frame regardless of whether the FLEXchip IC needs to decode the frame. This value will change to its proper value for a frame at the end of block 0 of the frame. The value of these bits is not guaranteed when FIV is 0.

#### SYNCHRONOUS MODE (SM)

This bit is set when the FLEXchip IC is synchronous to the system. The FLEXchip IC will set this bit when the first synchronization words are received. It will clear this bit when synchronization to the FLEX signal is lost. This bit is initialized to 0 when the FLEXchip IC is reset and when it is turned off by clearing the ON bit in the Control Packet.

#### LOW BATTERY (LB)

The LB bit is set to the value last read from the LOBAT pin. The host controls when the LOBAT pin is read via the Receiver Control Packets. This bit is initialized to 0 at reset. It is also initialized to the inverse of the LBP bit in the Configuration Packet when the FLEXchip IC is turned on by setting the ON bit in the Control Packet.

#### **CURRENT SYSTEM CYCLE NUMBER (c)**

This value is updated every frame regardless of whether the FLEXchip IC needs to decode the frame. This value will change to its proper value for a frame at the end of block 0 of the frame. The value of these bits is not guaranteed when FIV is 0.

#### SYNCHRONOUS MODE UPDATE (SMU)

The SM bit is set if the SM bit has been updated in this packet. When the FLEXchip IC is turned on, this bit will be set when the first synchronization words are found (SM changes to 1) or when the first synchronization search window after the FLEXchip IC is turned on expires (SM stays 0). The latter condition gives the host the option of assuming the paging device is in range when it is turned on, and displaying out-of-range only after the initial A search window expires. After the initial Synchronous mode update, the SMU bit will be set whenever the FLEXchip IC transitions from/to Synchronous mode. Cleared when read. Changes in the SM bit due to turning off the FLEXchip IC will not cause the SMU bit to be set. This bit is initialized to 0 when the FLEXchip IC is reset.

#### LOW BATTERY UPDATE (LBU)

The LBU bit is set if the value on two consecutive reads of the LOBAT pin yielded different results and is cleared when read. The host controls when the LOBAT pin is read via the Receiver Control Packets. Changes in the LB bit due to turning on the FLEXchip IC will not cause the LBU bit to be set. This bit is initialized to 0 when the FLEXchip IC is reset.

#### MINUTE TIME-OUT (MT)

The MT bit is set if one minute has elapsed. The bit is cleared when read. This bit is initialized to 0 when the FLEXchip IC is reset.

#### **END OF FRAME (EOF)**

The EOF bit is set when the FLEXchip IC is in All Frame mode and the end of frame has been reached. The FLEXchip IC is in All Frame mode if the All Frames mode enable counter is non-zero, if any temporary address enabled counter is non-zero, or if the FAF bit in the All Frame Mode Packet is set. The bit is cleared when read. This bit is initialized to 0 when the FLEXchip IC is reset.

#### **BUFFER OVERFLOW ERROR (BOE)**

The BOE bit is set when information has been lost due to slow host response time. When the SPI transmit buffer on the FLEXchip IC overflows, the FLEXchip IC clears the transmit buffer, turns off decoding by clearing the ON bit in the Control Packet, and sets this bit. The bit is cleared when read. This bit is initialized to 0 when the FLEXchip IC is reset.

#### UNUSED BITS (x)

The value of these bits is not guaranteed.

## **Part ID Packet**

The Part ID Packet is sent by the FLEXchip IC whenever the FLEXchip IC is disabled due to the checksum feature (see **Checksum Packet** on B-6). Since the FLEXchip IC is disabled after reset, this is the first packet that will be received by the host after reset. The ID of the Part ID Packet is 255 (decimal).

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3	1	1	1	1	1	1	1	1
2	MDL <sub>1</sub>	MDL <sub>0</sub>	CID <sub>13</sub>	CID <sub>12</sub>	CID <sub>11</sub>	CID <sub>10</sub>	CID <sub>9</sub>	CID <sub>8</sub>
1	CID <sub>7</sub>	CID <sub>6</sub>	CID <sub>5</sub>	CID <sub>4</sub>	CID <sub>3</sub>	CID <sub>2</sub>	CID <sub>1</sub>	CID <sub>0</sub>
0	REV <sub>7</sub>	REV <sub>6</sub>	REV <sub>5</sub>	REV <sub>4</sub>	REV <sub>3</sub>	REV <sub>2</sub>	REV <sub>1</sub>	REV <sub>0</sub>

 Table B-39
 Part ID Packet Bit Assignments

#### MODEL (MDL)

This identifies the FLEXchip model. Current value is 0.

#### **COMPATIBILITY ID (CID)**

This value describes what other parts with the same model number are compatible with this part. Current value is 1. Any future versions of FLEXchip that have MDL set to 0 and  $CID_0$  set to 1 will be 100% compatible to this version.

#### **REVISION (REV)**

This identifies the revision and manufacturer of the FLEXchip. Currently defined values are as follows.

REV	Description					
0	Pre-production Parts					
1	Reserved					
2	Motorola Semiconductor Products Sector Production Parts					
3	Reserved					
4	Motorola Semiconductor Products Sector Samples					

#### Table B-40FLEXchip Revisions

<del>dsp</del>

# APPENDIX C APPLICATION NOTES

# **RECEIVER CONTROL**

## Introduction

The FLEXchip IC has eight programmable receiver control lines (S0–S7). The host has control of the receiver warm up and shut down timing, as well as all of the various settings on the control lines through configuration registers on the FLEXchip IC. The configuration registers for most settings allow the host to configure:

- 1. what setting is applied to the control lines,
- 2. how long to apply the setting, and
- 3. if the LOBAT input pin is polled before changing from the setting.

With this programmability, the FLEXchip IC is able to interface with many off-theshelf receiver ICs, such as the MC13150 and MC3374. For details on the configuration of the receiver control settings, see **Receiver Control Configuration Packets** on page B-14.

## **Receiver Settings at Reset**

The receiver control ports are three-state outputs that are set to the high-impedance state when the FLEXchip IC is reset and until the corresponding FRS bit in the Receiver Line Control Packet is set, or until the FLEXchip IC is turned on by setting the ON bit in the Control Packet. This allows the designer to force the receiver control lines to the receiver off setting with external pull-up or pull-down resistors before the host can configure these settings in the FLEXchip IC. When the FLEXchip IC is turned on, the receiver control ports are driven to the settings configured by the Receiver Control Configuration Packets until the FLEXchip IC is reset again. **Receiver Control** 

# Normal Receiver Warm Up Sequence

The FLEXchip IC allows for up to six steps associated with warming up the receiver. When the FLEXchip IC turns on the receiver while decoding, it starts the warm up sequence 160 ms before it requires valid signals at the EXTS0 and EXTS1 input pins. The first step of the warm up sequence involves leaving the receiver control lines in the "Off" state for the amount of time programmed for "Warm Up Off Time". At the end of the "Warm Up Off Time", the first warm up setting, if enabled, is applied to the receiver control lines for the amount of time programmed for that setting. Each subsequent warm up setting is applied to the receiver control lines for their corresponding time until a disabled warm up setting is found. At the end of the last used warm up setting, the "1600 sps Sync Setting" or the "3200 sps Sync Setting" is applied to the receiver control lines depending on the current state of the FLEXchip IC. The sum total of all of the used warm up times and the "Warm Up Off Time" must not exceed 160 ms. If it exceeds 160 ms, the FLEXchip IC will execute the receiver shut down sequence at the end of the 160 ms warm up period. Figure C-1 below shows the receiver warm up sequence while decoding when all warm up settings are enabled.




Figure C-1 Receiver Warm Up Sequence While Decoding.

## First Receiver Warm Up Sequence

When the FLEXchip IC is turned on by setting the ON bit in the Control Packet, the first warm up setting, if enabled, is applied to the receiver control lines for the amount of time programmed for that setting. Each subsequent warm up setting is applied to the receiver control lines for their corresponding time until a disabled warm up setting is found. Once a disabled warm up setting is found, the "3200 sps Sync Setting" is applied to the receiver control lines and the decoder does not expect valid signal until after the "3200 sps Sync Warm Up Time" has expired. **Figure C-2** on page C-3 below shows the receiver warm up settings are enabled.

#### **Receiver Control**




Figure C-2 Receiver Warm Up Sequence When Decoding Turned On

### **Receiver Shut Down Sequence**

The FLEXchip IC allows for up to three steps associated with shutting down the receiver. When the FLEXchip IC decides to turn off the receiver, the first shut down setting, if enabled, is applied to the receiver control lines for the corresponding shut down time. At the end of the last used shut down time, the "Off" setting is applied to the receiver control lines. If the first shut down setting is not enabled, the FLEXchip IC will transition directly from the current "On" setting to the "Off" setting. **Figure C-3** shows the receiver turn off sequence when all shut down settings are enabled.

If the receiver is on or being warmed up when the decoder is turned off (by clearing the ON bit in the Control Packet), the FLEXchip IC will execute the receiver shutdown sequence. If the FLEXchip IC is executing the shut down sequence when the FLEXchip IC is turned on (by setting the ON bit in the Control Packet), the FLEXchip IC will complete the shut down sequence before starting the warm up sequence.




Figure C-3 Receiver Shut Down Sequence

## **Miscellaneous Receiver States**

In addition to the Warm Up and Shut Down states, the FLEXchip IC has four other receiver states. When these settings are applied to the receiver control lines, the FLEXchip IC will be decoding the EXTS1 and EXTS0 input signals. The timing of these signals and their duration depends on the data the FLEXchip IC decodes. Because of this, there is no time setting associated with these settings. The four settings are as follows:

- **1600 sps Sync Setting**—This setting is applied when the FLEXchip IC is searching for a 1600 symbols per second signal.
- **3200 sps Sync Setting**—This setting is applied when the FLEXchip IC is searching for a 3200 symbols per second signal.
- **1600 sps Data Setting**—This setting is applied after the FLEXchip IC has found the C or  $\overline{C}$  sync word in a 1600 symbols per second frame.
- **3200 sps Data Setting**—This setting is applied after the FLEXchip IC has found the C or  $\overline{C}$  sync word in a 3200 symbols per second frame.

**Figure C-4** below shows some examples of how these settings will be used in the FLEXchip IC.




Figure C-4 Examples of Receiver Control Transitions

# Low Battery Detection

The FLEXchip IC can be configured to poll the LOBAT input pin at the end of every receiver control setting. This check can be enabled or disabled for each receiver control setting. If the poll is enabled for a setting, the pin will be read just before the FLEXchip IC changes the receiver control lines from that setting to another setting. The FLEXchip IC will send a Status Packet whenever the value on two consecutive reads of the LOBAT pin yields different results.

# **MESSAGE BUILDING**

A simple message consists of an Address Packet followed by a Vector Packet indicating the word numbers of associated Message Packets. The tables below show a more complex example of receiving three Messages and two Block Information Word Packets in the first two blocks of a 2 phase 3200 bps, FLEX frame.

**Note:** The messages shown may be portions of fragmented or group messages. Furthermore, in the case of a 6400 bps FLEX signal, there would be four phases: A, B, C and D, and in the case of a 1600 bps signal there would be only a single phase A.

#### **Message Building**

**Table C-1** shows the block number, Word Number (WN) and word content of both phases A and C. Note contents of words not meant to be received by the host are left blank. Each phase begins with a block information word (WN 0), that is not sent to the host. The first message is in phase A and has an address (WN 3), vector (WN 7), and three message words (WN 9–11). The second message is also in phase A and has an address (WN 4), a vector (WN 8), and four message words (WN 12–15). The third message is in phase C and has a 2 word long address (WN 5–6) followed by a vector (WN 10) and three message words. Since the third message is sent on a long address, the first message word (WN 11) begins immediately after the vector. The vector indicates the location of the second and third message words (WN 14–15).

BLOCK	Word Number	PHASE A	PHASE C
0	0	BIW1	BIW1
	1		BIW
	3	ADDRESS 1	BIW
	4	ADDRESS 2	
	5		LONG ADDRESS 3 WORD 1
	6		LONG ADDRESS 3 WORD 2
	7	VECTOR 1	
1	8	VECTOR 2	
	9	MESSAGE 1, 1	
	10	MESSAGE 1, 2	VECTOR 3
	11	MESSAGE 1, 3	MESSAGE 3, 1
	12	MESSAGE 2, 1	
	13	MESSAGE 2, 2	
	14	MESSAGE 2, 3	MESSAGE 3, 2
	15	MESSAGE 2, 4	MESSAGE 3, 3

#### Table C-1FLEX SIGNAL

**Table C-2** shows the sequence of packets received by the host. The FLEXchip processes the FLEX signal one block at a time, and one phase at a time. Thus, the address and vector information in block 0 phase A is packetized and sent to the host in packets 1–3. Then information in block 0 phase C, two block information words and one long address, is packetized and sent to the host in packets 4–6. Packets 7–18 correspond to information in block 1, processed in phase A first and phase C second.

PACKET	PACKET TYPE	PHASE	WORD NUMBER	COMMENT
1st	ADDRESS	А	N.A. (7)	Address 1 has a vector located at WN 7.
2nd	ADDRESS	А	N.A. (8)	Address 2 has a vector located at WN 8.
3rd	VECTOR	А	7	Vector for Address 1: Message Words located at WN = 9 to 11, phase A
4th	BIW	С	N.A.	If BIWs enabled, then BIW packet sent
5th	BIW	С	N.A.	If BIWs enabled, then BIW packet sent
6th	LONG ADDRESS	С	N.A. (10)	Long Address 3 has a vector beginning in word 10 of phase C.
7th	VECTOR	А	8	Vector for Address 2: Message Words located at WN = 12 to 15, phase A
8th	MESSAGE	А	9	Message information for Address 1
9th	MESSAGE	А	10	Message information for Address 1
10th	MESSAGE	А	11	Message information for Address 1
11th	MESSAGE	А	12	Message information for Address 2
12th	MESSAGE	А	13	Message information for Address 2
13th	MESSAGE	А	14	Message information for Address 2
14th	MESSAGE	А	15	Message information for Address 2
15th	VECTOR	С	10	Vector for Long Address 3: Message Words located at WN = 14 - 15, phase C
16th	MESSAGE	С	11	Second word of Long Vector is first message information word of Address 3.
17th	MESSAGE	С	14	Message information for Address 3
18th	MESSAGE	С	15	Message information for Address 3

 Table C-2
 FLEXchip PACKET SEQUENCE

The first message is built by relating packets 1, 3, and 8–10. The second message is built by relating packets 2, 7, and 11–14. The third message is built by relating packets 6 and 15–18. Additionally, the host may process block information in packets 4 and 5 for time setting information.

#### **Building a Fragmented Message**

# **BUILDING A FRAGMENTED MESSAGE**

The longest message that will fit into a frame is eighty-four code words total of message data. Three alpha characters per word yields a maximum message of 252 characters in a frame assuming no other traffic. Messages longer than this value must be sent as several fragments.

Additional fragments can be expected when the "continue bit" in the 1st Message Word is set. This causes the pager to examine every following frame for an additional fragment until the last fragment with the continue bit reset is found. The only requirement relating to the placement in time of the remaining fragments is that no more than thirty-two frames (1 minute) or 128 frames (4 minutes) as indicated by the service provider may pass between fragment receptions.

Each fragment contains a check sum character to detect errors in the fragment, a fragment number 0, 1, or 2 to detect missing fragments, a message number to identify which message the fragment is a part, and the continue bit, which either indicates that more fragments are in queue or that the last fragment has been received. All of this information is described in **FLEX Message Word Definitions** on A-7.

The following describes the sequence of events between the host and the FLEXchip IC required to handle a fragmented message:

8 51						
V <sub>2</sub> V <sub>1</sub> V <sub>0</sub>	Туре					
000	Secure					
101	Alphanumeric					
110	Hex / Binary					

The host receives a vector indicating one of the following types:
 Table C-3 Message Type Definition

2. The FLEXchip IC increments the All Frame mode counter inside the FLEXchip IC and begin to decode all of the following frames.

3. The host receives the Message Packet(s) contained within that frame, followed by a Status Packet. The host must decide based on the Message Packet to return to normal decoding operation. If the message is indicated as fragmented by the Message Continued Flag "C" being set in the Message Packet for a Secure, Alphanumeric or Hex /Binary Message, then the host does not decrement the All Frame mode counter at this time. The host decrements the counter if the Message Continued Flag "C" is clear by writing the All Frame Mode Packet to the FLEXchip IC with the "DAF" bit = 1. If no other fragments, temporary addresses are pending or the FAF bit is clear in the All Frame Mode Register, then the FLEXchip IC returns to normal operation.

- 4. The FLEXchip IC continues to decode all of the frames and passes any address information, vector information and message information to the host followed by a status packet indicating the end of the frame. If the message is indicated as fragmented by the Message Continued Flag "C" in the Message Packet for a Secure, Alphanumeric or Hex/Binary Message then the host remains in the Receive mode expecting more information from the FLEXchip IC.
- 5. After the host receives the second and subsequent fragment with the Message Continued Flag "C" = 1, it should decrement the All Frame mode counter by sending an All Frame Mode Packet to the FLEXchip IC with the "DAF" bit = 1. Alternatively, the host may choose to decrement the counter at the end of the entire message by decrementing the counter once for each fragment received.
- 6. When the host receives a Message Packet with the Message Continued Flag "C" = 0, it will send two All Frame Mode Packets to the FLEXchip IC with the "DAF" bit = 1. The two packets decrement the count for the first fragment and the last fragment. This decrements the All Frame mode counter to zero, if no other fragmented messages, or temporary addresses are pending or the FAF bit is clear in the All Frame Mode Register, and returns the FLEXchip IC to normal operation.
- 7. The above process must be repeated for each occurrence of a fragmented message. The host must keep track of the number of fragmented messages being decoded and insure the all frame mode counter decrements after each fragment or after each fragmented message.

PACKET	PACKET TYPE	PHASE	All Frame Counter	COMMENT	
1st	ADDRESS 1	А	0	Address 1 is received	
2nd	VECTOR 1	А	1	Vector = Alphanumeric Type	
3rd	MESSAGE	А	1	Message Word received "C" bit = 0; No more fragments are expected.	
4th	TBD		0	Host writes All Frame Mode Packet to the FLEXchip IC with the "DAF" Bit = 1	
Note: TBD—Host Initiated Packet. The FLEXchip IC returns a packet according to <b>Decoder-to-Host</b> <b>Packet Descriptions</b> on page B-22.					

Table C-4	Alphanumeric Message	Without Fragmentation
-----------	----------------------	-----------------------

# Building a Fragmented Message

PACKET	PACKET TYPE	PHASE	All Frame Counter	COMMENT		
1st	ADDRESS 1	A	0	Address 1 is received		
2nd	VECTOR 1	А	1	Vector = Alphanumeric Type		
3rd	MESSAGE	А	1	Message Word received " <b>C</b> " bit = 1, Message is fragmented, more expected		
4th	STATUS		1	End of Frame Indication ( <b>EOF</b> = 1)		
5th	ADDRESS 1	В	1	Address 1 is received		
6th	VECTOR 1	В	2	Vector = Alphanumeric Type		
7th	MESSAGE	В	2	Message Word received " <b>C</b> " bit = 1, Message is fragmented, more expected.		
8th	TBD		1	Host writes All Frame Mode Packet to the FLEXchip IC with the " <b>DAF</b> " bit = 1		
9th	STATUS		1	End of Frame Indication (EOF = 1)		
10th	ADDRESS 1	А	1	Address 1 is received		
11th	VECTOR 1	А	2	Vector = Alphanumeric type		
12th	MESSAGE	А	2	Message Word received " <b>C</b> " bit = 0, No more fragments are expected.		
13th	TBD		1	Host writes All Frame Mode Packet to the FLEXchip IC with the " <b>DAF</b> " bit = 1		
14th	TBD		0	Host writes All Frame Mode Packet to the FLEXchip IC with the " <b>DAF</b> " bit = 1		
Note: TBD Pac						

**Table C-5** Alphanumeric Message with Fragmentation

# **OPERATION OF A TEMPORARY ADDRESS**

## **Group Messaging**

The FLEX protocol allows for a dynamic group call for the purpose of sending a common message to a group of paging devices. The dynamic group call approach assigns a "Temporary Address", using the personal address and the short instruction vector. The temporary address must be disabled by the host after the message is completed.

The FLEX protocol specifies sixteen addresses for the dynamic group call, which may be temporarily activated in a specific future frame (If the designated frame is equal to the present frame, the host is to interpret this as the next occurrence of this frame 4 minutes in the future.) The temporary address is valid for one message starting in the specified frame and remaining valid throughout the following frames to the completion of the message. If the message is not found in the specified frame (frame defined by a full 7-bit frame number), the host must disable the assigned temporary address.

The following describes the sequence of events between the Host and the FLEXchip IC required to handle a temporary address:

- 1. Following an Address Packet, the host will receive a Vector Packet with  $V_2V_1V_0 = 001$  and  $i_2i_1i_0 = 000$  for a Short Instruction Vector indicating a temporary address has been assigned to this pager. The vector packet will indicate which temporary address is assigned and the frame in which the temporary address is expected.
- 2. The FLEXchip IC will increment the corresponding temporary address counter and begin to decode all of the following frames.
- 3. The FLEXchip IC continues to decode all of the frames and passes any address information, vector information, and message information to the host, followed by a status packet indicating the end of each frame and the current frame number.
- 4. There are several scenarios that may occur with temporary addresses.
  - a. The temporary address is not found in the frame assigned and therefore the host must terminate the Temporary Address mode by sending an All Frame Mode Packet to the FLEXchip IC with the "DTA" bit of the particular temporary address set.
  - b. The temporary address is found in the frame it was assigned and was not a fragmented message. Again, the host must terminate the Temporary Address mode by sending an All Frame Mode Packet to the FLEXchip IC with the "DTA" bit of the particular temporary address set.

#### **Operation of a Temporary Address**

- c. The temporary address is found in the assigned frame and it is a fragmented message. In this case, the host must follow the rules for Operation of a Fragmented Message and determine the proper time to stop the All Frame mode operation. In this case, the host must write to the "DAF" bit with a "1" and the appropriate "DTA" bit with a "1" in the All Frame Mode Register in order to terminate both the fragmented message and the temporary address.
- 5. The above operation is repeated for every temporary address.

<del>dsp</del>

FLEX, FLEXchip, FLEXstack, and Mfax are trademarks of Motorola, Inc.



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application. Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

#### USA/Europe/Locations Not Listed:

Motorola Literature Distribution P.O. Box 5405 Denver, Colorado 80217 303-675-2140 1 (800) 441-2447

#### Mfax™:

RMFAX0@email.sps.mot.com TOUCHTONE (602) 244-6609 US & Canada ONLY (800) 774-1848



#### Asia/Pacific:

Motorola Semiconductors H.K. Ltd. 8B Tai Ping Industrial Park 51 Ting Kok Road Tai Po, N.T., Hong Kong 852-26629298

**Technical Resource Center:** 1 (800) 521-6274

DSP Helpline dsphelp@dsp.sps.mot.com

#### Japan:

Nippon Motorola Ltd. SPD, Strategic Planning Office 4-32-1, Nishi-Gotanda Shinagawa-ku, Tokyo 141, Japan 81-3-5487-8488

Internet: http://www.motorola-dsp.com