

DUAL 4-INPUT "NAND" BUFFER

MC5440 · MC7440


Add Suffix F for TO-86 ceramic package (Case 607). Suffix L for TO-116 ceramic package (Case 632). Suffix P for TO-116 plastic package (Case 605) MC7440 only.



This device consists of two 4-input NAND power gate circuits. Each gate is designed for driving high fan-out loads (30).



SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



MC5440, MC7440 (continued)

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.

[13] 4

[11] Ξ

	ا	-8 [10]							TEST C	URREN	T/VOLTAC	SE VALUES	TEST CURRENT/VOLTAGE VALUES (All Temperatures)	eratures	_			
	`					mA						Volts						
						_i	_ _E	>"	> H	V _{IHH}	> Ia	V _{R2}	V _{th} 1	۸ ۲	Vcc	Vccı	V _{ссн}	
				MC5440	440	48	-1.2	0.4	2.4	5.5	4.5	5.0	2.0	8.0	5.0	4.50	5.50	
				MC7440	440	48	-1.2	0.4	2.4	5.5	4.5	5.0	2.0	0.8	5.0	4.75	5.25	Pin 7[11] is grounded
MC5440	D Test Limits to +125°C		MC7440 0 to	MC7440 Test Limits 0 to +70°C	nits			-	EST CUR	RENT/	VOLTAGE	APPLIED 1	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:	STED BE	.0W:			tor all tests in addi- tion to the pins listed below:
Min M	ax	Unit	Min	Max	Unit	 ō	_H	\ N	> H	> H	V _{R1}	V _{R2}	۷# ،	Vtho	20	VCCL	V _{ССН}	Gnd
ı	-1.6 n	mAdc	,	-1.6 m	mAdc	,		4	- 1	1	в,с,р			ı	-1	* I	Λ	*
1	40	μAdc	1	40 μ	μAdc	,		1	A	1.1		,	-	1	1		>	B,C,D*
'n	1.0 n	mAdc		1.0 m	mAdc		ı.		1	A	1.	,	,	'		1	>	B,C,D*
	0.4	Vdc		0.4	Vdc	Z	1,			,	,	J	A,B,C,D	ı		Λ	ı	*
2.4	1	Vdc	2.4	-	Vdc		Z	1,	7,1	1	B,C,D	1	•	A	1	Λ	,	*
-20	n 02-	mAdc	-18	-70 m	mAdc			,	1		v .	1.	1.	,	1		>	A,B,D,D,Z*
	27 n	mAdc	2.00	27. m	mAdc	20				1	1	All Inputs		i	1	•	>	ı
1	8.0 n	nAdc	1	8.0 m	Adc	1	1	1	1	1		1.		ï	1	ï	>	A,B,C,D*
					4		Pulse Out									1		
1,	15**	su		15**	su	A	Z		в,с,р	1			1	1	>		1	*
		su	1		su	V .	N		B,C,D	1	i.	,	1	. 17	>	. 1	,	*
		8.0	8.0 n 15**	8.0 mAdc - 15** ns - 22**	8.0 mAdc - 8.0 15** ns - 15**	8.0 mAdc - 8.0 mAdc 15** ns 15** ns 22** ns	8.0 mAdc - 8.0 mAdc - 15** ns	8.0 mAdc - 8.0 mAdc - Pulse I In I	8.0 mAdc - 8.0 mAdc	8.0 mAdc - 8.0 mAdc 15** ns	8.0 mAdc - 8.0 mAdc	8.0 mAdc - 8.0 mAdc	8.0 mAdc - 8.0 mAdc	8.0 mAdc - 8.0 mAdc	8,0 mAdc - 8.0 mAdc	8,0 mAdc - 8.0 mAdc	8.0 mAdc - 8.0 mAdc - 15** ns A Z - B,C,D V	8.0 mAdc - 8.0 mAdc - - - - - -

*Ground inputs to gate not under test.

**Tested only at 25°C.

flouly one output should be shorted at a time.