


DUAL 4-INPUT "NAND" BUFFER

MC5400/7400 series

MC5440 • MC7440


Add Suffix F for TO-86 ceramic package (Case 607).
 Suffix L for TO-116 ceramic package (Case 632).
 Suffix P for TO-116 plastic package (Case 605) MC7440 only.

CIRCUIT SCHEMATIC 1/2 OF CIRCUIT SHOWN



VCC = Pin 14 [4]
 Gnd = Pin 7 [11]


This device consists of two 4-input NAND power gate circuits. Each gate is designed for driving high fan-out loads (30).



Positive Logic: $Z = A \cdot B \cdot C \cdot D$
 Negative Logic: $Z = A + B + C + D$

Input Loading Factor = 1
 Output Loading Factor = 30
 Total Power Dissipation = 50 mW typ/pkg
 Propagation Delay Time = 13 ns typ

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




$C_T = 15 \text{ pF}$ = total parasitic capacitance, which includes probe, wiring, and load capacitances.

The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.

[illegible]

* Ground inputs to gate not under test.

* Tested only at 25°C.

†Only one output should be shorted at a time.