ADDERS

MC4328F, L thru MC4331F, L* MC4028F, L, P thru MC4031F, L, P*

	-			Pin P	lumbe	rs			
8	9		12,13	13, 14, 1	5	6	MC4330/4030 MC4331/4031	7 MC4328/4028 MC4329/4029	Commen
An	Bn	C _{in1(n-1)}	Note 1	Note 2	Sum	tout	Cout	Cout	Note 3
0	0	0	0	0	0	0	0	0	-
0	ů.		1 2			0			-
ŏ	ŏ	ŏ	1	i i		ő	ŏ	ő	ø
0	0	1	0	0	1	0	0	0	-
0	0	1	0	1	1	0	0	0	¢
0	0	1		1		0	0	0	ø
0	1	0	0	0	1	1	0	0	-
0	1	0	0	1	0	1	0	1	-
0	1	0		0			0		-
0		1	- i		0		0	1	- v
ŏ	i	i i	ŏ	l ĭ	ŏ	i	ŏ	l i	ø
0	1	1	1	0	ō	1	Ö	1	, ø
0	1	1	1	1	0	1	0	1	ø
1	0	0	0	0	1	1	0	0	-
i	ŏ	ŏ	1		Ň	1	ő		-
i	ŏ	ŏ	; i	Ň	ŏ	i	ŏ	i	ø
1	0	1	0	0	0	1	0	1	-
1	0	!	0	1	0	1	0	1	ø
i	ŏ	i	1	i i	ŏ	1	ŏ	i	ő
1	1	0	0	0	0	0	1	1	-
1	1	0	0	1	1	0	1	1	-
1			1	0	!	0		!	Ā
1	1	1 1			H				Ψ -
i	i	1	١ŏ	l ĭ	1 1 1	ŏ	i i	1	ō
1	1	1	1	Ó	1	Ó	1	1	φ
1	1	1	1 1	1	1	0	1	1	ø

This family of fast adders is designed for use in parallel look-ahead carry adder applications where high-speed addition is required. The dependentcarry fast adders have a Carry output that is dependent upon the two input bits for that stage plus the Carry input from all previous stages. The Carry output from the MC4330/31 is independent of the carry from the previous stages.



are pins 13, 14, and 1, and

Note 2. This column represents the AND function whose inputs are plus 13, 14, and 1, and 1 is defined by the expression (An.; $\Theta \in h_{n,1}(An_{n,2} \Theta \in h_{n,2})(C_{n,3})$). Note 3, $\phi = Don't Gare.$ The "Don't Care" occurs for the MC4330-31/4030-31 only, because the C_n and the Θ_n from any one previous stage interiming a gluen subsequent stage cannot be simultaneously at logic "1".





*F suffix = TO-86 ceramic flat package (Case 607). L suffix = TO-116 ceramic dual in-line package (Case 632). P suffix = TO-116 plastic dual in-line package (Case 605).



CIRCUIT SCHEMATIC

ELECTRICAL CHARACTERISTICS

Input test procedures are shown for only inputs Θ_{in2} and A. Other inputs are tested in the same manner. Output tests should be completed according to the truth table.

													9	(Test	_0	-	- -	-	~	>		;	,		;	;	
													Tem	perature	Pr.	Pr	Sti	.s	-	H	٨	14	04tA	Vout	Vmax	S V	
)	-55°C	20 1	10 -2.	2 -1.	-	0.45	2.8	4.5	2.0	0.9	5.5		5.0	
											MC43	28, MC	4329	+25°C	20 1	10 -2.	2 -1.	1.0	0.45	2.8	4.5	1.7	1.0	5.5	8.0	5.0	
											ML43	30 ' WC	.4331 (+125°C	20 1	10 -2.	2 -1.	-	0.45	2.8	4.5	1.4	0.8	5.5		5.0	
)	0°C	20 1	10 -2.	2 -1.5	'	0.45	3.0	4.5	1.9	1.0	5.5		5.0	
											MC40	W . 87	4029	+25°C	20 1	10 -2.	2 -1.2	1.0	0.45	3.0	4.5	1.8	1.0	5.5	7.0	5.0	
											MC40	30 ' WC	4031	+75°C	20 1	10 -2.	2 -1.	-	0.45	3.0	4.5	1.7	1.0	5.5	-	5.0	
	Ì	ia	Ŵ	C4328 thr	u MC43	31 Test	Limits	-	2	1C4028 h	hru MC4	031 Test	t Limits					TEST O	JRRENT	/VOLTAG	E APPLIED TO PIL	NS LISTE	ED BELOW:				
		Inder	-55°		+25°C		+125°C	-	0°C	+	-25°C	+	75°C			-		-	L							Τ	
Characteristic	Symbol	Test	Min	Max M.	lin M	ax N	lin Ma	W XI	in Max	K Min	Max	Min	Max	Unit	lot		Ч	<u>e</u>	Υ ^μ	V _H	V,	۷#1	V _{th0}	Vout	Vmex	Vcc	Gnd
hput			1						-																		
Forward Current	IP	1	<u>, '</u>	1.33	-	. 33	-1-	33	-1.6	9	-1.66	-	-1.66	mAdc	•		ï	'	•	,	8,9,11,12,13,14	•	,	,	i	4	1,10
			1	2.66	2	.66	2.	- 99	-3.3	- 2	-3.32	,	-3.32	mAdc			•	•	•		1,9,11,12,13,14	•	:	,		4	8,10
Leakage Current	IR	-		0.1	0		0	-	.0.1		0.1	1	0.1	mAdc	1		•	•	3	•	1		,		'	4 8,	9,10,11,12,13,14
		8		0.2	0	.2	- 0.	2	0.5	'	0.2		0.2	mAdc		_		'			8	'				4 1,	9,10,11,12.13,14
Inverse Beta Current	1L.	-		0.1	-	11	- 0.		- 0.1	'	0.1	•	0.1	mAdc	'		,	•	'	,	1	,				4	10
		80		0.2	•	.2	- 0.	2	. 0.2	1	0.2		0.2	mAdc		_		-			8					4	10
Breakdown Voltage	BVin				\$					5.5	• •	• •	• •	Vdc	•				•		ï		1	,	,	4 4	9,10,11,12,13,14
			<u>ni</u>		-					-	• •			+				00 00								14 4 1	9,10,11,12,13,14 10,12,14
Output Output Voltage	Vout "0"	s	-). 45	0.	45	- 0.	45 -	0.4	2	0.45		0.45	Vdc	cu Cu			'	- '			8,9	11,13			4	10
	Vout "1"	2	2.5	- 2.	4	-	- 2.2	5	- 2	2.4	•	2.5	•	Vdc	•	_	2	'	'			8,9	11,13		1	4	10
Leakage Current	IOLK	9		0.25	.0	25	- 0.	25	- 0.2	2	0.25		0.25	mAdc				'	•					9		4	8,10
Short-Circuit Current	Isc	2**	-25	-100 -2	25 -1	- 001	25 -1	00 -2	-10	0 -25	-100	-25	-100	mAdc				•	,							4	5,10
Output Voltage	N _{OL}	2	,	0.4	•	4.4	- 0.	45 -	- 0.4		0.4	,	0.45	Vdc	2			'	11,13	8,9	•	•			-	4	10
	V _{OH}	7	2.7	- 3.	.1		- 15	2.	-	3.1	•	3.15	•	Vdc	•	-	-	'	11,13	6,8						4	10
Power Requirements (Total Device) Maximum Power	1	4	1.1								65	1	,	mAdc					,		÷ ,	,		. ,	4	,	8 9 10 11 13
Supply Current	VIII	1	1	+	-	+	-	+	+	-						-		-								-	
Power Supply Drain	HDH	4		32		32			41		41	•	41	mAdc		-	•	'	•	•						4	10
	IpdL	4		38	-	38	°		- 48	-	48	•	48	mAdc		-	•	-	,	•		-				4	8, 9, 10, 11, 13

MC4328F,L thru MC4331F,L, MC4028F,L,P thru MC4031F,L,P (continued)

Volts

TEST CURRENT/VOLTAGE VALUES

MM

*Prime Fan-Out **Short one output at a time.



SWITCHING TIME TEST CIRCUIT AND WAVEFORMS

	PINS			IN	IPUT P	IN			ou	TPUT	PIN	
TEST	UNDER TEST (In/Out)	8 A	9 B	11 C _{in1}	12 C _{in2}	13 ⊕in1	14 C _{in3}	1 ⊕in2	5 SUM	6 ⊕ _{out}	7 C _{out}	LIMITS ns max
tpd+	11/5	Open	Gnd	x	Open	Gnd	Open	Open	Y	-	j	35
t _{pd-}	11/5	Open	Gnd	х	Open	Gnd	Open	Open	Y	-	-	35
tpd+	8/6	×	3.0 V	Gnd	Gnd	Open	Gnd	Open	-	Y	-	30
^t pd	8/6	X	3.0 V	Gnd	Gnd	Open	Gnd	Open	-	Y	-	30
t _{pd+}	8/7	X	3.0 V	Gnd	Gnd	Open	Gnd	Open	-	-	Z	20
^t pd-	8/7	X	3.0 V	Gnd	Gnd	Open	Gnd	Open	· —	-	Z	20
t+			Tort	d duri		of the	above	tacte				8.0
t-			rest	a dun	ng each	i oi the	above	16313.				5.0

SWITCHING TIME TEST PROCEDURES (Letters shown in test columns refer to waveforms.)

MC4328F,L thru MC4331F,L, MC4028F,L,P thru MC4031F,L,P (continued) TYPICAL APPLICATION

The MC4328/29 and MC4330/31 adders can be used with the MC4332 Carry Decoder to build 8stage look-ahead carry subsystems. Each stage examines the carry outputs from all previous stages while adding bits A and B for that stage. The carry outputs of the first and eighth stages are dependent upon the carry inputs from previous stages; thus the MC4328/29 adder is used for stages one and eight while the MC4330/31 adder is used for stages two through seven. The MC4332 Carry Decoder is used to expand the look-ahead carry input capability required for stages four through eight.

The add delay of an eight stage adder is equal to the sum of the add delay and the delay from the A and B inputs to the \oplus output of one stage. Thus the typical add delay for an 8-stage adder is 25 ns + 13 ns or 38 ns typical.

When expander inputs are not used they should not be connected to any external point. This minimizes possible problems resulting from noise pick-up.



