

4-BIT SHIFT REGISTER

This 4-bit register provides parallel or serial data entry and retrieval, determined by the logic state of the mode control input. For parallel operation, set the mode control to the logic "1" state and strobe the information at the Dp inputs into the register. Serial left-shift operation is achieved in this mode by connecting the Q outputs to the Dp inputs of the previous stage. For serial right-shift operation, set the mode control to logic "0" and clock data into the register from D_S.






P suffix = TO-116 plastic dual in-line package (Case 632)

OPERATING CHARACTERISTICS

This shift register can be operated in the serial or parallel mode by properly setting the mode control. Data present on the four parallel inputs, Dp0 through Dp3, can be strobed into the register by applying a logic "1" level to the mode control input and applying a positive pulse to the strobe input. The mode control must be in the logic "1" state a minimum of 30 ns prior to the strobe pulse. Operation in the serial mode can be achieved by setting the mode control input to a logic "0" state and applying a positive pulse to the clock input. The mode control must be set to the logic "0" state at least 20 ns prior to the clock pulse. The clock must be in the low state when the mode control is changed from the "0" to the "1" state. The strobe must be in the low state when the mode control is changed from the "1" to the "0" state. Information present on the data inputs between the setup and hold times will be transferred into the register during the negative transition of the clock or strobe.

To operate the register in the serial shift-right mode when the mode control is in the logic "0" state, serial data is applied to Dp₀, and the clock input is toggled. To operate in the serial shift-left mode, externally connect each output to the parallel data input of the previous stage, set the mode control to the logic "1" state, apply serial data to Dp₃, and clock the strobe input.




SWITCHING TIME TEST CIRCUIT

INPUT and OUTPUT LOADING FACTORS with respect to MTTL and MDTL families

FAMILY	MC4000 INPUT LOADING FACTOR	MC4000 OUTPUT LOADING FACTOR
MC4000	1.0	10
MC400	1.0	10
MC2000	0.67	6
MC3000	0.7	8
MC7400	1.0	10
MC830	1.15**	12

Note: Differences in MC4000 series loading factors result from differences in specifications for each family

**Applies only when input is being driven by MDTL gate with 2.0 k ohm pullup resistor. Logic "1" state drive limitations of gates with 6.0 k ohm pullup resistors reduce drive capability to fan-out of 3.



VOLTAGE WAVEFORMS AND DEFINITIONS

Characteristic	Symbol	Value	Conditions
Input			
Forward Current MC Others	^I F1	-8.0 mAdc max -1.6 mAdc max	V _{in} = 0.4 Vdc, V _{CC} = 5.25 Vdc
MC Others	IF2	-7.0 mAdc max -1.4 mAdc max	V _{in} = 0.4 Vdc, V _{CC} ≈ 4.75 Vdc
Leakage Current – MC Others	IR	200 μAdc max 40 μAdc max	V _{in} = 2.5 Vdc, V _{CC} = 5.25 Vdc
Breakdown Voltage	BVin	5.5 Vdc max	I_{in} = 1.0 mAdc, V _{CC} = 5.25 Vdc, T _A = 25 ^o C
Clamp Voltage	VD	-1.5 Vdc max	$I_D = -10 \text{ mAdc}, V_{CC} = 4.75 \text{ Vdc}, T_A = 25^{\circ}\text{C}$
Threshold Voltage	V _{th} "1"	2.0 Vdc 1.8 Vdc	$T_A = 0^{\circ}C$ $T_A = +25^{\circ}C$, or $T_A = +75^{\circ}C$
	V _{th} "0"	1.1 Vdc 0.9 Vdc	$T_A \approx 0^{\circ}C$, or $T_A = +25^{\circ}C$ $T_A \approx +75^{\circ}C$
Output			
Output Voltage	VOL	0.4 Vdc max 0.4 Vdc max	I _{OL} = 16 mAdc, V _{CC} = 4.75 Vdc I _{OL} = 17.6 mAdc, V _{CC} = 5.25 Vdc
	v _{он}	2.5 Vdc min	I _{OH} = -1.6 mAdc, V _{CC} = 4.75 Vdc
Short-Circuit Current	Isc	-20 to -65 mAdc	V _{out} = 0 Vdc, V _{CC} = 5.0 Vdc

DC ELECTRICAL CHARACTERISTICS $(T_A = 0 \text{ to } 75^{\circ}\text{C})$

(IA = 0 to /5-C