



MC3100/MC3000 series

This dual JK flip-flop triggers on the negative edge of the clock. Each flip-flop is provided with a separate direct SET input. These direct inputs provide a means of presetting the flip-flop to initial conditions or other asynchronous operations.


the Set up and Hold times. The inputs are inhibited when the clock is low and enabled when the clock rises. The input steering network continuously responds to input information when the clock is high. The data state at the inputs throughout the interval between Set up and Hold time is stored in the flip-flop when the clock falls. Each flip-flop may be set at anytime without regard to the clock state by applying a low level to the SET input.



See General Information section for packaging.

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one flip-flop. The other flip-flop is tested in the same manner.

[illegible]

* Momentarily ground pin prior to taking measurement. (If pin is also in another column the pin must be returned to that voltage or current for measurement.)

OPERATING CHARACTERISTICS


The data must be present 12 ns prior to the fall of the clock and remain until 0 ns after the clock falls.

The flip-flop is set to the $Q = 1$ state by applying a low level to the **SET** input. The direct **SET** inputs may be used at any time without regard to the clock state. If these inputs are not used they should be returned to a voltage between 2.0 and 5.5 Vdc.

Negative edge triggering — The input state during the time interval between the Setup and Hold times is stored in the flip-flop when the clock goes low.

Unused clocked inputs should be tied to the clock, to the internally connected output, or to a voltage between 2.0 and 5.5 Vdc.


MAXIMUM CLOCK FREQUENCY TEST CIRCUIT



$C_T = 25$ pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.

The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

VOLTAGE WAVEFORMS AND DEFINITIONS




MC3162, MC3062 (continued)

OPERATING CHARACTERISTICS (continued)



SWITCHING TIME TEST CIRCUIT

(For J Inputs; to test other inputs, refer to Test Procedures Chart)



Three pulse generators are required and must be slaved together to provide the waveforms shown.

Letter designations refer to waveforms shown below:




* A load is connected to each output during the test.

$C_T = 25 \text{ pF}$ = total parasitic capacitance, which includes probe, wiring, and load capacitances.

The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

VOLTAGE WAVEFORMS AND DEFINITIONS



TEST PROCEDURES CHART

TEST	INPUT					LIMITS (ns)
	J*	SET*	K*	Q*	$\bar{Q}$ *	Max
tSetup "1" J	B	2.4 V	2.4 V	G	H	15
tHold "1" J	C	2.4 V	2.4 V	$\bar{G}$	H	0**
tSetup "0" J	D	2.4 V	2.4 V	≤ 0.4 V	≥ 2.4 V	15
tHold "0" J	E	2.4 V	2.4 V	≤ 0.4 V	≥ 2.4 V	0**
tSetup "1" K	Gnd	F	B	H	G	15
tHold "1" K	Gnd	F	C	H	G	0**
tSetup "0" K	Gnd	F	D	≥ 2.4 V	≤ 0.4 V	15
tHold "0" K	Gnd	F	E	≥ 2.4 V	≤ 0.4 V	0**
t _{pd} +	Delay from CLOCK to Q during tSetup "1" J test. Delay from CLOCK to $\bar{Q}$ during tSetup "1" K test.					18
t _{pd} -	Delay from CLOCK to $\bar{Q}$ during tSetup "1" J test. Delay from CLOCK to Q during tSetup "1" K test.					18
t _{fd} +	Delay from SET to Q during tSetup "1" K test.					18
t _{fd} -	Delay from SET to $\bar{Q}$ during tSetup "1" K test.					18

* Letters shown in test columns refer to waveforms shown at the left.

* t_{Hold} is typically a negative number.