MC3100/MC3000 series

"AND" J-K FLIP-FLOP

MC3150F • MC3050F MC3150L • MC3050L,P

This J-K flip-flop triggers on the positive edge of the clock. An AND input gating configuration formed by three J inputs ANDed together and three K inputs ANDed together, minimizes the requirements for external gating. The enable input (JK) consists of a J and a K input internally connected together. This input provides gating for the J and K inputs or an additional logic input for use in counters or other applications. A direct SET and RESET are provided to permit presetting data, such as initial conditions into the flip-flop. The direct SET and RESET foully override the clock; i.e., the direct SET and RESET control the operation of the flip-flop regardless of the state of the clock.

Information may be applied to, or changed at the J and K inputs any time in a clock cycle, except during the interval of time between the Set up and Hold times. The inputs are inhibited when the clock is high; data is entered into the input steering section of the flip-flop when the clock goes low. The input steering section of the flip-flop continually reflects the input state when the clock is low. Data present during the time interval between the Set up and Hold times is transferred to the bistable section on the positive edge of the clock and the outputs Q and \overline{Q} respond accordingly. The flip-flop can be set or reset directly by applying the high state to the SET or RESET inputs.







FIGURE 1 - IEX TEST CIRCUIT



FIGURE 3 - VOL TEST CIRCUIT

			SET	6		ſ																			+	
ELECTRICAL CHARACTERIST	ICS		5L	4	Ļ	Ļ	Г									1	₽ļ	T CR		/OLTA(GE VALUES				Т	
			22	1	11	2	0-8					0	D Test	-	MM	[+	-	ľ	1	TION			F	T	
		č	, yuu	1 2								Tem	perature	JO_	Н	E	٥	>	>" H	2	VRH	>	v v	> V	н	
		2	YP										-55°(20	-2.0		-	.1 2	0	4 2.4	4.0	1	-	5 5	.5	
			5	 • • •	Ļ	7					×	C3150	+25°(20	-2.0	1.0	9	-	8 0.	4 2.4	4.0	-	0.7	5 . 5	2	
			22	1	T T	¥	₫ <u>6</u>						(+125°	20	-2.0	-	-	8	8 0.	4 2.	4 4.0	+	-	5 5	5.12	
		č	K3	12		Ú	7				W	C3050	LO TO	20	-2.0			1 2		4 2.	4.0	-		C C1.	07 36	
		Ē		5							E	20000	+75%	0.0	0.0	2		- 0			4.0	+		75 5	36	
			1	Ň	C3150	Test Lin	lits	F	MC3	050 Te	set limit			707	0.9-	1		LAIT A	U T N	L ADD	LED TO DIAIC	ICTED	DELOW		24	
			- Inder	-55°C	+2	2°C	+125°	-	0.0	+25		+75°C	_	Ī		≝ [OLIAG	E APP			BELUW	ŀ	Т	
	Characteristic	Symbol	Test	Win Ma.	x Min	Max 1	Win M	ax Mir	1 Max	Min A	Aax Mi	n Max	Unit	or _	но	s	-	<u>د</u>		r <	VRH	>	max /	CCL V	CCH	Gnd
	Input			-			-	u u	-		u -	-	Ado a				-		-		134		-	-		7 9 13
	Forward Current	FJ	104	; 															4 00 44		1.2,4,5					+
		I _{FK}	91		11	-1.5	1.,	۰ · ·	-1.5		1.5	-1.5	5 mAdc				1		919		1,9,11,	~ ~			4-4	5,7,13 ↓
		1 _{FC}	13	- 3.		-3.0	· · ·	0.	-3.0	1	3.0	-3.0	mAdc					+	13 12				1.	1.	14	1,5,7,9
		I _{FJK}	-	3.	- 0	-3.0	1	- 0.	-3.0	1	3.0	-3.0) mAdc				1.	-	-	'	2,3,4,10,1	1,12			14	5,7,9,13
		I _{FS}	6	1.	- 2	-1.5	-	- 2.	-1.5		1.5	-1.5	mAdc				1	-	6	1	2			1.	14	7
		IFR	2	-1-	- 2	-1.5	17	- 2	-1.5		1.5 -	-1.5	5 mAdc	1		,		-	5		6				14	7
	Leakage Current	IRJ	004	- 20	1.1.1	- 20		9	- 20		- 20	- 20	µAdc			1 1 1				004	₫→				14	1,3,4,5,7 1,2,4,5,7 1,2,3,5,7
		I _{RK}	1 10	- 20		- 20		9	- 20			- 20	µAdc		1.1.1					11 10	ιο 				4-+	1,7,9,11,12 1,7,9,10,12 1,7,9,10,11
		1 _{RC}	13	- 10(100	- 11	- 00	100	1	- 001	100	μAdc				,	1.	1	13	1,2,3,4,5,10	11,12	1.		14	7,9
		IRJK	1	- 100	-	100	- 1(- 00	100	-	100 -	100	μAdc				1.		ŀ.	-	6		1.		14 2,3	3,4,5,7,10,11,12
		IRS	6	- 50		50	1	- 0	50		- 05	50	μAdc					-	<u>·</u>	63					14	1-
		IRR	5	- 50	1	50	1	- 0	50		50 -	50	μAdc				1.		-	s.	!				14	7
	Breakdown Voltage	BV _{in}	5 0 1 1 1 1 0 4 3 3 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		ດ. ດ					ວ. ວ.			Vdc			5 6 4 1 1 1 1 1 2 3 3 2 1 1 1 1 1 1 2 3 3 2 3 3 3 3					9 5 1,2,3,4,5,10	,11,12			2,	$\begin{array}{c} 1,3,4,5,7\\ 1,2,4,5,7\\ 1,2,3,5,7\\ 1,2,3,3,1,12\\ 1,7,9,11,12\\ 1,7,9,10,12\\ 1,7,9,10,11\\ 1,7,9,10,11\\ 1,7,9,10,11\\ 3,4,5,7,10,11,12\end{array}$
	Clamp Voltage	ď	e a 1 13 11 10 4 3 5			2 					10 		Vdc				5 8 113 113 113 113 113 113 113 113 113 113							14		(
	Output Output Voltage	но _л ло	8 9 8 9 8 9 8 9	- 0.4	1	4.0	- 0.	4 - 4 - 2.5	0.4	2.5	0.4 - 2.5	5 - 4 0.4	Vdc Vdc Vdc Vdc	ω ω ι,	1 1 1 0 00			ທອອມ						14 14	14	7,13 7,13 7,13 7,13
	Short-Circuit Curren	t ^I sc	98	-40 -10	0 -40	-100	-40 -1	00 -40	-100	-40 -	100 -4	0 -100) mAdc	• •						• •	60		1.1		14	6,7,9 5,7,8
	Power Requirements (Total Device) Maximum Power Supply Current	Imax	14	,		35		'		1	35	•	mAdc	•		ı			r	'	'		14	,		, 1,5,7,13
0	Power Supply Drain	IPD	14	- 27.	- 9	27.6	- 27	- 9.	27.6	1	7.6	27.6	5 mAde				1.1	1.1	Ľ	-		Π	1.1		14	1,5,7,13

MC3150, MC3050 (continued)

OPERATING CHARACTERISTICS

High state data must be present 17 ns prior to the rise of the clock and remain 5.0 ns after the clock signal rises.

Positive edge triggering: When the clock goes from the low state to the high state, the information in the input steering section is transferred to the bistable section.

The direct SET and RESET inputs may be used any time, regardless of the state of the clock. If these inputs are not used THEY MUST BE TIED TO GROUND.

Unused Inputs:

JK input MUST be in the high state to enable the clocked inputs. When the JK input is not used, it should be tied to a voltage between 2.0 and 5.5 Vdc.

Unused J inputs should be tied to used J inputs, the used JK input, \overline{Q} , or a voltage between 2.0 and 5.5 Vdc.

Unused K inputs should be tied to used K inputs, the used JK input, Q, or a voltage between 2.0 and 5.5 Vdc.

Unused SET and RESET inputs MUST be tied to ground.



MC3150, MC3050 (continued)

OPERATING CHARACTERISTICS (continued)





VOLTAGE WAVEFORMS AND DEFINITIONS

