#### MC3100/MC3000 series

DUAL J-K FLIP-FLOP

## MC3161F • MC3061F MC3161L • MC3061L,P

This dual JK flip-flop triggers on the negative edge of clock. Each flip-flop is provided with a separate direct SET input in addition to the common direct RESET input. These direct inputs provide a means of resetting a group of flip-flops such as a register which may be followed by the presetting of a data pattern. The clock input for this device is common for both flip-flops, making it particularly useful in registers or other common clock applications.

Data may be applied to or changed at, the clocked inputs at any time during the clock cycle, except during the time interval between

the Setup and Hold times. The inputs are inhibited when the clock is low and enabled when the clock rises. The input steering network continuously responds to input information when the clock is high. The data state at the inputs throughout the interval between the Setup and Hold time is stored in the flip-flop when the clock falls. Each flip-flop may be set any time without regard to the clock state by applying a low level to the <u>SET</u> input. In addition, both flip-flops may be reset simultaneously by using the common RESET in a similar manner.





ELECTRICAL CHA	RACTI	ERIST	S			SET	4	12	_																			
Test procedures are s flip-flop plus the inpu	ts comm	on to	both			7	"	T P	0	ŝ										THIT	TION	UL I	-			T	Γ	
flip-flops. To comple	te testin	nbes '6	ence			¥	2	Т	10	9-									B	KENI	VOLL	AGE V	ALUES					
through the remaining manner.	inputs	in the	same			OCK	Ĩ.	1	<b>b</b> -				Temn	Test	_		-	_	>	>	~	^°	VBH	V	Vcci	Vccu		
								1	5				-	7.22-	20	-2.0			-	2.0	0.4	2.4	4.0		4.5	5.5		
						7	Ē	IS	0	6		MC3	191	+25°C	20	-2.0	1.0	-10	1.1	1.8	0.4	2.4	4.0	7.0	4.5	5.5		
						¥	12-	Т	10	80			· ر	+125°C	20	-2.0			0.8	1.8	0.4	2.4	4.0		4.5	5.5		
								5	Ղ				-	0.0	20	-2.0		'	1.1	2.0	0.4	2.5	4.0		4.75	5.25		
						SET						MC	3061	+25°C	20	-2.0	1.0	-10	1.1	1.8	0.4	2.5	4.0	7.0	4.75	5.25		
											-		-	+75°C	20	-2.0		•	0.9	1.8	0.4	2.5	4.0		4.75	5.25		
		Pin	1	MCS	1 191	°c lim	+ 1.75	- v	V Jour	10306	Test	Limits	Jol			Ħ	ST CU	RRENT	/vol	AGE	PPLIE	D TO P	INS LISTED	BELOW				
Characteristic	Symbol	Test	Min	Max	Min	Max N	Vin N	ax N	lin M.	X Mi	n Max	Min	Max	Unit	-IO	HO	5	_0	<"	>#	24	>"	VRH	Vmax	VccL	VccH	*-	Gnd
<b>Input</b> Forward Current	IFJ	e	. ,	-1.5		.1.5		. 5		- 2	-1.5	•	-1.5	mAdc	-					1	~		1,4,13		1	14	1	2,7
	I <sub>FK</sub>	2	1	-1.5		1.5	1	1.5	1-	- 2	-1.5	1	-1.5	mAdc	1			1			2	1	1,4,13		•	14	4	3,7
	$\mathbf{I}_{\overline{F}\overline{R}}$	1	1	-3.5		-3.5	1	3.5	-3	5	-3.5		-3.5	mAdc	ı		•		1.	1	-		3, 4, 10, 13		1	14	1	2,7
	$\mathbf{I}_{F\overline{S}}$	4		-1.8		-1.8	7	8.1		8	-1.8	1	-1.8	mAdc							4	1	1,2,13		,	14	4	3,7
	$I_F\overline{C}$	13	,i -	-5.7		-5.7	1	2.2	2.	- 2	-5.7		-5.7	mAdc			•				13		,2,3,11,12		•	14	4,10	7
Leakage Current	IRJ	8	1	50	1	50	1	00	- 2(	-	50	'	50	μAdc							1	~	2,4	,	,	14	1	1.7,13
	IRK	2	1	50		50	1	0	2	-	50		50	μAdc	•	1		1.1	1	i.	1	2	1,3			14	1	4.7,13
	IRE	1		200		200	- 2	00	- 20	0	200		200	μAdc			1					-	2			14	1	3,4,7,11,13
	IRE	4		150		150	-	50	15	- 0	150		150	μAdc	1	1			1			4	8		1	14	4	1,2,7,10,13
	IRC	13	1	300		300		00	30	- 0	300		300	μAdc			1					13	,			14		1,2,3,4,7,10,11,12
Breakdown Voltage	BV <sub>in</sub>	8 2 1 4 1 13 4 1 2 3			5.5						1 1 1 1 1			Vde			3 1 4 1 1 3 3 1 3 1 3 1 3 1 3 1 3 1 3 1					11,111	2,4 1,3 2 3			14	11-41	$\begin{array}{c} 1,7,10,13\\ 4,7,10,13\\ 3,4,7,11,13\\ 1,2,7,10,13\\ 1,2,7,10,13\\ 1,2,3,4,7,10,11,12\end{array}$
Clamp Voltage	v <sub>D</sub>	0 0 1 4 E	11111			1.5					-1.5		11114	Vdc	<u>і</u> , і, і, і			3 1 2 3 1 4 1 1 2 3						1.1.1.1.1.1	14			7,10
Output Output Voltage	л <sup>ог</sup>	6 2	1.1.1	0.4		0.4	00	4.	00	44	0.4		0.4	Vdc Vdc	6.2	·			1 4	41			- 1 1	11	14 14	- 11	- 4	7,10 7,10
	НОЛ	5 9	2.4	• •	2.4	1 1	4.4	10.12	0.0	~ ~	1 1	2.5	1, 1	Vdc	1.1.	6 5		1.1	4	14	• •	1.1	II	• •	14 14		4	7,10 7,10
Short-Circuit Current	Isc	6 5	-20	-65	-20	-65 -	20 20	65 -2	20 -6		0 -65	-20	-65	mAdc	1.1	1.1	• •		1.1	• •		1.1	1.1	i i	1.1	14 14		4,5,7,10 1,6,7,10
Power Requirements (Total Device) Maximum Power Supply Current	I max	14		1.1		42				1	42	1	* /	mAdc			•		1	4	1.1	1.1.1		14			1.1	4,7,10
Power Supply Drain	IpD	14	1	32		32	5	2	3.	-	32	-	32	mAdc							1			•	•	14		1,7

# MC3161, MC3061 (continued)

•Momentarily ground pin prior to taking measurement. (If pin is also in another column, the pin must be returned to that voltage or current for measurement.)

#### **OPERATING CHARACTERISTICS**

High state data must be present 12 ns prior to the fall of the clock and remain until 0 ns after the clock falls.

The direct SET (individual) inputs and RESET (common) inputs may be used at any time without regard to the clock state. The flip-flop is set to the Q = 1 state by applying a low level to the SET input or reset to the Q = 0 state by applying a low level to the RESET input. If these inputs are not used they should be returned to a voltage between 2.0 and 5.5 Vdc.

Negative edge triggering – The input state during the time interval between the Setup and Hold times is stored in the flip-flop when the clock goes low. The clock fall time must be less than 50 ns.

Unused clocked inputs should be tied to the clock, to the internally connected output, or to a voltage between 2.0 and 5.5 Vdc.



### MC3161, MC3061 (continued)

#### **OPERATING CHARACTERISTICS** (continued)



#### **VOLTAGE WAVEFORMS AND DEFINITIONS**



	INPUT						
TEST	J.	SET.	RESET.	κ.	۵.	ã٠	Max
Setup ''1'' J	В	2.4 V	F	Gnd	G	н	15
Hold "1" J	c	2.4 V	F	Gnd	G	н	0
<sup>t</sup> Setup "0" J	D	2.4 V	F	Gnd	≤0.4 V	≥2.4 V	15
<sup>t</sup> Hold "O" J	E	2.4 V	F	Gnd	≤0.4 V	≥24 v	0
<sup>t</sup> Setup ''1'' K	Gnd	F	2.5 V	B	H	G	15
<sup>t</sup> Hold "1" K	Gnd	F	2.5 V	с	н	G	0
<sup>t</sup> Setup "0" K	Gnd	F	2.5 V	D	≥2.4 V	≤0.4 V	15
<sup>t</sup> Hold "0" K	Gnd	F	2.5 V	E	≥2.4 v	≤0.4 v	0
<sup>i</sup> pd+	Dela Dela	y from Cl y from Cl	OCK to Q a	during t <sub>S</sub> during t <sub>S</sub>	etup "1" J etup "1" K	tøst. test.	18
lød−	Dela Dela	y trom Cl y trom Cl	OCK to Q a	during ts during ts	etup "1" J etup "1" K	test. test.	18
<sup>t</sup> sd+	Dela Dela	y from SE y from RE	T to Q duri SET to Q d	ng tSetu uring tS	р"1"К <sup>ter</sup> etup"1"J	it. test.	18
lsd-	Dela Dela	y from SE y from RE	T to Q duri	ng tSetu uring tS	p ''1'' K tes	t test.	18

\*\*tHold is typically a negative number.