MC3160F • MC3060F MC3160L • MC3060L,P







See General Information section for packaging

This dual flip-flop triggers on the positive edge of the clock and performs the Type D flip-flop logic function. This device consists of two completely independent Type D flip-flops, both having direct SET and RESET inputs for asynchronous operations such as parallel data entry in shift register applications.

Information may be applied to, or changed at, the D inputs any time during the clock cycle except during the time interval between the Setup and Hold times. The clocked inputs are inhibited when the clock is high and data may be applied to the input steering section of the flip-flop when the clock goes low. The input steering section continually reflects the input state being applied when the clock is low. The information present at the inputs during the time interval between the Setup and Hold times is transferred to the bistable section on the positive edge of the clock, and the outputs Q and $\overline{\Omega}$ respond accordingly.

The flip-flop can also be set or reset directly at any time, regardless of the state of the clock, by applying a low state to the direct SET or RESET inputs.



					บี	-OCK	3-	Ч	La I	9-					L				TES	T CUR	ENT/	/OLTA(E VALUES						
					Ιœ.	ESET	÷ :	1	2				9	9 Test		Ë	A						Volts						
						L as	10-1	14	4	ø			Ten	peratur	e lor	но_		_0	>=	NHI >	>"	× 8	VRH	Vmax	VccL	VccH			
						1	1		9	,			-	-55°	C 20	-2.0	-	1	1.1	2.0	0.4	2.4	4.0	1	4.5	5.5			-
					บี	OCK	11-	Г	Ø	80		W	3160	+25°	C 20	-2. 0	1.	0 -10	1.1	1.8	0.4	2.4	4.0	7.0	4.5	5.5			
					lœ.	ESET	13-	η	h					+125°	C 20	-2.0	-	1	0.8	1.8	0.4	2.4	4.0	1	4.5	5.5			
														0	C 20	-2.0	-		1.1	2.0	0.4	2.5	4.0	,	4,75	5.75			-
												Ň	3060	+25°	C 20	-2.0	1.	0 -10	1.1	1.8	0.4	2.5	4.0	7.0	4.75	5.75			
														+75°	C 20	-2.0	-	-	0.9	1.8	0.4	2.5	4.0	1	4.75	5.75			
		Pin	1.2	MC3	1 0918	est Lin	nits			MC306	0 Test	Limit				F	EST CL	IRREN.	L/VOL	TAGE A	PPLIE	D TO P	INS LISTED	BELOV					
	e-the	Under	1	-55°C	+7	5°C	+12	ς Ω	0		+25°	+	75°C		-	L	F	F	>	>	>	>		>	>	>	å	Gad	
Characteristic	loamyc	lest	MIL	n Max	u Min	Max	uw	Max	uw	Max M	ž uj	Xe	u Mai	Unit	ō	Ь	=		=		-	~	Ha	max	ខ	.	-	PID	T
Input Forward Current	IFC	en	1	-3.0	,	-3.0	1	-3.0		3.0	۳ ۱	0.	-3.() mAde	1	'	1	'	1	1	ŝ		1	r	1	14	1	2,4,7,11	
	IFD	2	1	-1.5	1	-1.5		-1.5		-1.5		- 2	-1.5	mAde	1		-		•		5		1,4	•	•	14	•	3,7,11	
	IFS	4	1	-2.3	,	-2.3	1	-2.3		2.3	2	3	-2. 5	mAdd	-	•	'-		1		4	1	1	'		14	,	2,3,7,11	
	$I_{F\bar{R}}$	1	. 1	-3.4	1	-3.4	1.	3.4	1.	.3.4		4	-3.4	mAdd	1		-				-		2,4	'		14	1	3,7,11	1
Leakage Current	IRC	3	. "	100	1	100		100		100	- 1(0	100	μAdd	•		-			•		e	4	1	. 1	14	1	1,2,7,11	
	IRD	2	1.	50	1	50		50		50	2	-	50	μAdd	1	•	-				•	2	3,4			14	1	1,7,11	
	I _{RŠ}	4	1	100		100		100	1	100	- 10	0	100	μAdd	1		-			•		4	1,2	'		14	3	7,11	1
	IRE	1		140	•	140		140	1	140	- 15	0	140	μAdd	1	•	-	!	•	•	•	1	4	'		14	e	2,7,11	
Breakdown Voltage	BV _{in}	8844	1111		5.5					20 1 1 1 1	22			Vdc			0.04-						4 3,4 4,2		, , , , ,	14	1 1 0 0	1,2,7,11 1,7,11 7,11 2,7,11	
Clamp Voltage	4D D	∞ ¢4 ↔	1111	4 1 4 4	1111	-1.5			471.1			5	1 1 1 1	Vdc				- 4 5 3 0	1 1 1 1						14 —			7,11	
Output Output Voltage	V _{OL}	2 2		0.4	1.1	0.4	1.1	0.4).4		0.4		44	0.4	Vdc Vdc	2.9	1.1	1.1		4 1	4 4					14 14	- 1.1		2,3,7,11 2,3,7,11	
2	ЧОН	9 20	2.4	1.1	2.4	1.1	2.4		2.5	1 1	5.2	5 5	1 1	Vde	1.1	5		• •	14	4 -		т.r.		1.1	14 14		• •	2,3,7,11 2,3,7,11	
Short-Circuit Current	Isc	9 5	-20	-65	-20	-65	-20	-65	-20	-65 -	20 -6 20 -6	5 -21	-65	mAd mAd	• • • •	1 1		1 1		4 4	4			1.1		14 14	• •	6,7,11 5,7,11	
Power Requirements (Total Device) Maximum Power Supply Current	Imax	14				42			1		- 45			mAdi	י ט	.1		1	1	1	1		1,13	14				3,4,7,10,11	
Power Supply Drain	IPD	14	4	31		31	•	31		31	3	-	31	mAd	- 2	•	-	•	1		Ъ.,	1	4,10	•		- 14	1	1,3,7,11,13	
* Pulse is used to set flip	o-flop in c	lesired	state.	. P1 =	H	4.0 V ((VRH)	lí pin	is als	o in an	other c	olumn	, the pi	n must i	be retur	ned to th	lat vol	tage of	curre	ent for	measu	remen							

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one flip-flop. The other flip-flop is tested in the same manner.

SET



SWITCHING TIME TEST CIRCUIT

VOLTAGE WAVEFORMS AND DEFINITIONS



			INPUT			ā	LIMI	TS (ns)
TEST		D.	SET*	RESET	ŭ		Min	Max
*Setup "1"	D	8	B 2.4 V F G H					15
Hold "1"	D	c	2.4 V	F	G	н	-	5.0
Setup "0"	D	D	F	2.4 V	н	G	-	15
*Hold "0"	D	E	F	2.4 V	н	G	-	5.0
⁷ pd+			Delay fron Setup ''1 Delay fron Setup ''0	n clock to ("D test. n clock to ("D test.	Ω durir Σ durir	9 9	10	25
^t pd−			Delay fron Setup ''0 Delay fron Setup ''1	n clock to (" D test. n clock to (" D test.	durir durir	9	10	25
t _{ad+}			Delay from Setup ''0 Delay from Setup ''1	n SET to Q " D test. n RESET to " D test.	during ā ā du	ring	5.0	20
¹sd−			Delay from Setup "O Delay from Setup "1	n SET to Q " D test. n RESET to " D test.	during o Q du	ring	5.0	20

TEST PROCEDURES CHART