


"OR" INPUT  
J-K FLIP-FLOP

MC3100/MC3000 series

**MC3154F • MC3054F**  
**MC3154L, P • MC3054L, P**  
(54H71J) (74H71J, N)



$t_n$	$t_{n+1}$	
J	K	Q
0	0	$Q_n$
0	1	0
1	0	1
1	1	$\bar{Q}_n$

$$J = J1A \cdot J1B + J2A \cdot J2B$$

$$K = K1A \cdot K1B + K2A \cdot K2B$$

Input Loading Factor:

$$J, K = 1$$


$$\text{CLOCK} = 2$$

$$\text{SET} = 3$$

Output Loading Factor = 10


Total Power Dissipation = 95 mW typ/pkg  
Propagation Delay Time = 20 ns typ  
Operating Frequency = 30 MHz typ

This negative-edge clocked J-K Flip-Flop operates on the master-slave principle. AND-OR gate inputs enter data into the master section on the positive edge of the clock. This data is transferred to the slave section of the Flip-Flop on the negative edge of the clock. In order to assure entry of information into the Flip-Flop, data must not change after the positive edge of the clock.



Pin numbers for the 54H71F/74H71F device are shown in the chart. These devices are available on special request.

DEVICE	PIN NUMBERS													
MC3154F,L/3054F,L,P	1	2	3	4	5	6	7	8	9	10	11	12	13	14
54H71F/74H71F	5	6	7	8	9	10	11	12	1	2	13	14	3	4



See General Information section for packaging.


### OPERATING CHARACTERISTICS

Data must be applied to the J-K inputs while the clock is low. When the clock input goes to the positive logic "1" state, the data at the J and K inputs is transferred to the master section, where it is stored until the clock changes to the positive logic "0" state. Data at the J and K inputs must not be changed while the clock is high. When the clock returns to the positive logic "0" state, information in the master section is transferred to the slave section.

Application of a logic "0" to the  $\overline{\text{SET}}$  input will force the Q output to the logic "1" state. The  $\overline{\text{SET}}$  input overrides the clock.

Since no charge storage is involved in this flip-flop, rise and fall times are not important to its operation. Clock fall times as long as  $1.0\ \mu\text{s}$  will not adversely affect the operation of the flip-flop. The clock pulse need only be wide enough to allow the data to settle in the master section. This time, which is the setup time for a logic "1", is 12 ns minimum.

### SWITCHING TIME TEST CIRCUIT



Two pulse generators are required and must be slaved together for testing  $\overline{\text{SET}}$ . Only one pulse generator is required for J, K, and CLOCK tests.

\* A load is connected to each output during the test.


C<sub>T</sub> = 25 pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.

The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

MC3154, MC3054 (continued)

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one J and one K input on each AND gate, plus the SET and CLOCK inputs. To complete testing, sequence through remaining J and K inputs in the same manner.



TEST CURRENT/VOLTAGE VALUES (All Temperatures)												
			Volts									
			mA									
			I <sub>OL</sub>	I <sub>OH</sub>	I <sub>in</sub>	V <sub>F</sub>	V <sub>R</sub>	V <sub>RH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>CLL</sub>	V <sub>CCH</sub>
MC3154			20	-1.5	1.0	0.4	2.4	4.5	2.0	0.8	4.5	5.5
MC3054			20	-1.5	1.0	0.4	2.4	4.5	2.0	0.8	4.75	5.25
TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:												
Characteristic	Symbol	Pin Under Test	MC3154 Test Limits -55 to +125°C			MC3054 Test Limits 0 to +75°C						
			Min	Max	Unit	Min	Max	Unit	I <sub>OL</sub>	I <sub>OH</sub>	V <sub>CLL</sub>	V <sub>CCH</sub>
Input	Forward Current	J1A	-	-2.0	mAdc	-	-2.0	mAdc	-	-	-	-
		K1A	-	-2.0		-	-2.0		-	-	-	-
	Set	5	-	-6.0		-	-6.0		-	-	-	-
	Clock	13	-	-4.0		-	-4.0		-	-	-	-
Leakage Current	J1A	1	-	50	μAdc	-	50	μAdc	-	-	-	-
	K1A	11	-	50		-	50		-	-	-	-
	Set	5	-	150		-	150		-	-	-	-
	Clock	13	-	100		-	100		-	-	-	-
BV <sub>in</sub>	J1A	1	5.5*	-	Vdc	5.5*	-	Vdc	-	-	-	-
	K1A	11	-	-		-	-		-	-	-	-
	Set	5	-	-		-	-		-	-	-	-
	Clock	13	-	-		-	-		-	-	-	-
Output	V <sub>OL</sub>	8	-	0.4	Vdc	-	0.4	Vdc	-	-	-	-
	V <sub>OH</sub>	6	2.4	-	Vdc	2.4	-	Vdc	-	-	-	-
	I <sub>SC</sub>	8	-40	-100	mAdc	-40	-100	mAdc	-	-	-	-
		6	-40	-100	mAdc	-40	-100	mAdc	-	-	-	-
Power Requirements	I <sub>PD</sub>	14	-	30	mAdc	-	30	mAdc	-	-	-	-
		14	-	30		-	30		-	-	-	-

\*Tested at 25°C only.

\*\*Momentarily ground pin prior to taking measurement, then apply 4.5 volts.

† Limit duration of test to 100 ns.

†† Momentary 4.5 V then apply gnd.

4.5 V

0 V

P<sub>A</sub> =

0 V

MC3154, MC3054 (continued)

TEST PROCEDURES

(Letters shown in test columns refer to waveforms.)

TEST	SYMBOL	INPUT			Q	$\bar{Q}$	LIMITS		
		$\bar{C}$	J, K	S			Min	Max	Unit
Toggle Frequency	$f_{Tog}$	A	2.4 V	2.4 V	t	t	25	—	MHz
Turn-On Delay	$t_{pd-}$	B	B	2.4 V	C	C	—	27	ns
Turn-Off Delay	$t_{pd+}$	B	B	2.4 V	D	D	—	21	ns
Turn-On Delay	$t_{sd-}$	E	2.4 V	F	G	H	—	24	ns
Turn-Off Delay	$t_{sd+}$	E	2.4 V	F	G	H	—	13	ns

t Output shall toggle with each input pulse.

VOLTAGE WAVEFORMS AND DEFINITIONS

