

MC3100/MC3000 series

MC3154F · MC3054F MC3154L · MC3054L, P (74H71J,N)

"OR" INPUT J-K FLIP-FLOP



This negative-edge clocked J-K Flip-Flop operates on the master-slave principle. AND OR gate inputs enter data into the master section on the positive edge of the clock. This data is transferred to the slave section of the Flip-Flop on the negative edge of the clock. In order to assure entry of information into the Flip-Flop, data must not change after the positive edge of the clock.



Operating Frequency = 30 MHz typ Pin numbers for the 54H71F/74H71F device are shown in the chart. These devices are available on

J. K = 1

Total Power Dissipation = 95 mW typ/pkg Propagation Delay Time = 20 ns typ


CLOCK = 2 SET = 3

Output Loading Factor = 10

 $\overline{\underline{\alpha}}_n$

special request.

DEVICE						PIN	NU	MBE	RS					
MC3154F,L/3054F,L,P	1	2	3	4	5	6	7	8	9	10	11	12	13	14
54H71F/74H71F	5	6	7	8	9	10	11	12	1	2	13	14	3	4



See General Information section for packaging.


OPERATING CHARACTERISTICS

Data must be applied to the J-K inputs while the clock is low. When the clock input goes to the positive logic "1" state, the data at the J and K inputs is transferred to the master section, where it is stored until the clock changes to the positive logic "0" state. Data at the J and K inputs must not be changed while the clock is high. When the clock returns to the positive logic "0" state, information in the master section is transferred to the slave section.

Application of a logic "0" to the $\overline{\text{SET}}$ input will force the Q output to the logic "1" state. The $\overline{\text{SET}}$ input overrides the clock.

Since no charge storage is involved in this flip-flop, rise and fall times are not important to its operation. Clock fall times as long as 1.0 μ s will not adversely affect the operation of the flip-flop. The clock pulse need only be wide enough to allow the data to settle in the master section. This time, which is the setup time for a logic "1", is 12 ns minimum.

SWITCHING TIME TEST CIRCUIT



MC3154, MC3054 (continued)

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one Jand one Kinput on each AND gate, plus the SET and CLOCK inputs. To complete testing, sequence through remaining Jand Kinputs in the same manner.

	NIB IO	5	7	10									TEST CUR	TEST CURRENT/VOLTAGE VALUES (All Temperatures)	All Temperatur	.es)				
K2A K2B	127	5	7					لب		mA				Volts						
									_ _ _	 		V _F	V _R	V _{RH}	N _H	V _{IL}	V _{CG}	V _{ссн}		
							W	MC3154	20 -	-1.5	1.0 0.1	0.4	2.4	4.5	2.0	0.8	4.5	5.5		
					., i	1	MC	MC3054	- 02	-1.5	1.0 0.1	0.4	2.4	4.5	2.0	0.8	4.75	5.25		
		Pin	MC3154 Te -55 to +	AC3154 Test Limi -55 to +125°C	st Limits -125°C	MC305	MC3054 Test Limits 0 to +75°C	imits				-	ST CURREN	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:	INS LISTED BEI	LOW:				
Characteristic	Symbol	_	Min	Max	Unit	Min	Max	Unit		_ 		> <u>"</u>	>«	V _{RH}	, <u>#</u>	ν ₁₁	Vccı	У ссн	* ~	Gnd
Input		- 3	7 T												-					
ard Current	I	-	i	-	mAdc		-	mAdc	-	. 1		-	-	2,13	1		,	14	,	7,6
KIA	•	=	1	-2.0		1	-2.0				1	11		5**,12,13	J	•	,	-	i	2
Set		2 5	1 1	-6.0		_	0.0-	_				13		1,2,3,4,9,10,11,12,13						- 1-
Clock		13	4 7 5 V	-4.0	•		-4.0	•			2 .	13		1,2,3,4,5,9,10,11,12	1		a ·	•	1	7,6
Leakage Current J1A	IBI	1		-	μAdc		-	дАфс		. 1		7	1		-		,	14		2,5,7,13
KIA		11	1	20		-	20			1			11		1	1	,	_	ı	5,6,7,12,13
Set		2.5		150			150						200					_	1	1 9 3 4 5 7 9 10 11 12 13
Clock		13.5		100	•		100	-		. 1	-		13					-		1,2,3,4,5,6,7,9,10,11,12
JIA	BV.,,	-	5.5*	-	Vdc	5.5*	1	Vdc		1		1				1	-	14	'	2,5,7,13
K1A		I 4		13	1	3		-	_		11		•						1 1	5,6,7,12,13
Clock		13					Ó			, ,			, 1	1.1		ń				1.2.3.4.5.7.9.10.11.12
Clock		13	•		-	•					-	-	1				1	-		1,2,3,4,5,6,7,9,10,11,12
Output					- 717			77.5			7.7	-					:			c c
Output Voltage	OL	0 9		4.0	Vac		4.0	Vac		1,1					9,10,11,12	1,2,3,4	4 4	1 1	13	7,13
	МОЛ	98	2.4	11	Vdc Vdc	2.4		Vdc		98	1-1				9,10,11,12	1,2,3,4	14	11	13	7,13
Short-Circuit Current	1 sc	9	-40	-100 r	mAdc	-40	-100 m	mAdc	-	, .		7	i.	1,2,3,4,9,10,11,12,13			1	14		5,6,7
		· · ·	-40	-100 n	mAdc	-40	-100 m	mAdc	1	,	-		1	1,2,3,4,5,9,10,11,12,13			1	14	1	6.7.8†
Power Requirements							,			3										
Power Supply Drain	PD .	14		30	mAdc		30 m	mAdc			3			193450101119	•	1		14		1,2,3,4,5,7,9,10,11,12.13

*Tested at 25°C only.

**Moneutarily ground pin prior to taking measurement, then apply 4.5 volts. $P_A = \prod_{i=0}^{4.5} V_i$ Limit duration of test to 100 ns.

TEST PROCEDURES

(Letters shown in test columns refer to waveforms.)

T50T	0.44001		INPUT			ō		LIMITS	
TEST	SYMBOL	Č	J, K	Š	9	ď	Min	Max	Unit
Toggle Frequency	fTog	Α	2.4 V	2.4 V	t	1	25	_	MHz
Turn-On Delay	[†] pd-	В	В	2.4 V	С	С	-	27	ns
Turn-Off Delay	tpd+	В	В	2.4 V	D	D	-	21	ns
Turn-On Delay	tsd-	E	2.4 V	F	G	Н	-	24	ns
Turn-Off Delay	¹sd+	E	2.4 V	F	G	Н	_	13	ns

[†]Output shall toggle with each input pulse.



