SENSE AMPLIFIERS


MC1541 MC1441

Dual-channel gated sense amplifier with separate wideband differential input amplifiers. Either input can be gated on from saturated logic levels. The sense amplifier features adjustable threshold, saturated logic output levels, and a strobe input that accommodates saturated logic levels. Designed to detect bipolar signals from either of two sense lines. Operates with core memory cycle times less than 0.5 μ s.

Typical Amplifier Features:

- Nominal Threshold 17 mV
- Input Offset Voltage 1.0 mV typical
- Propagation Delay Input to Gate-Output — 20 ns Input to Amplifier-Output — 10 ns Gate Response Time — 15 ns Strobe Response Time — 15 ns
- Common Mode Input Range 1.5 Volts
- Differential Mode Input Range With Gate On — 600 mV With Gate Off — 1.5 Volts
- Power Dissipation 140 mW typical


See Packaging Information Section for outline dimensions.



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	V+ V-	+10 -10	Vdc Vdc
Differential Input Signal	v _{in}	±5	Vdc
Common Mode Input Voltage	CMV	±5	Vdc
Load Current	IL	25	mA
Power Dissipation (Package Limitation) Flat Package Derate above 25°C Ceramic Dual In-Line Package Derate above 25°C	P _D	500 3.3 600 4.8	mW mW/°C mW mW/°C
Operating Temperature Range MC1541F, MC1541L MC1441F, MC1441L,	T _A	-55 to +125 0 to +75	°C
Storage Temperature Range	Tstg	-65 to +150	°C


CIRCUIT SCHEMATIC




Number at terminal end denotes pin number for Hat (F) package.

Number in parenthesis denotes pin number for dual in-line ceramic (L) package

LOGIC DIAGRAM





MC1541, MC1441 (continued)

ELECTRICAL CHARACTERISTICS

 $(V^+ = +5.0 \text{ Vdc} \pm 1\%, V^- = 5.0 \text{ Vdc} \pm 1\%, V_{th[pin 11]} = -5.0 \text{ Vdc} \pm 1\%, C_{ext} = 0.01 \mu\text{F}, T_A = 25^{\circ}\text{C}$ unless otherwise noted) $(T_{low} = -55^{\circ}\text{C} \text{ for MC1541 or } 0^{\circ}\text{C for MC1441}, T_{high} = +125^{\circ}\text{C for MC1541 or } +75^{\circ}\text{C for MC1441}. Pin numbers referenced in table denote flat package; to ascertain corresponding pin number for dual in-line package refer to the equivalent circuit.$

Characteristic	Fig. No.	Symbol	Min	Тур	Max	Unit
Input Threshold Voltage $ (T_A = +25^{\circ} C) \\ (T_{low} \subseteq T_A \subseteq T_{high}) \\ MC154 \\ MC154 $		v _{th}	14 13 12	17 - 17	20 21 22	mV
Input Offset Voltage	8	v _{io}	-	1.0	6.0	mV
Input Bias Current (V ₁ = V ₂ = V ₃ = V ₄ = 0) (V ₁ = V ₂ = V ₃ = V ₄ = 0, T _A = T _{low})	9	I _b	-	5. 0	25 50	μА
Input Offset Current	9	I _{io}	-	1.0	2. 0	μΑ
Output Voltage High $(V_1 = V_2 = V_3 = V_4 = 0, I_{OH} = 200 \mu A)$		v _{он}	3. 0	-	-	Vdc
Output Voltage Low $(V_1 = V_2 = V_3 = V_4 = 0, V_{12} = +5.0 \text{ Vdc}, I_7 = 10 \text{ mAdc})$ $(V_{12} = +5.0 \text{ Vdc}, I_7 = 10 \text{ mAdc}, T_A = + T_{high})$	10	v _{OL}	-	-	350 400	mVdc
Strobe Load Current (V ₁₀ = 0)		Is	-	-	1.5	m Adc
Strobe Reverse Current (V ₁₀ = +5.0 Vdc) (V ₁₀ = +5.0 Vdc, T _A = T _{high})		I _{SR}	-	-	2. 0 25	μ A dc
Input Gate Voltage Low $(V_1 = V_3 = 25 \text{ mVdc}, V_2 = V_4 = 0)$	11	V _{GL}	-	0.7	11-5-1	Vdc
Input Gate Voltage High $(V_1 = V_3 = 25 \text{ mVdc}, V_2 = V_4 = 0)$	11	v _{GH}	-	1.6	-	Vdc
Input Gate Load Current (V ₈ or V ₉ = 0)		I _G	-	-	2. 5	mAdc
Input Gate Reverse Current (V_8 or V_9 = 5.0 Vdc) (T_A = 25°C) (T_A = T_{high})		^I GR	-	-	2. 0 25	μAdc
Common Mode Range Input Gate High Input Gate Low	13	V _{CM}	-	±1.5 ±1.5	-	Vdc
Differential Mode Range Input Gate High	14	v _{DH}	-	±600	-	mV
Input Gate Low		v _{DL}	-	±1.5	-	Vdc
Power Dissipation		P _D	-	140	180	mW

SWITCHING CHARACTERISTICS

Characteristic	Fig. No.	Symbol	Min	Тур	Max	Unit
Propagation Delay Input to Amplifier Output (V ₁ = 25 mV pulse, V ₁₀ = +2.0 Vdc)	8	^t IA	-	10	15	ns
Input to Output (V ₁ = 25 mV pulse, V ₁₀ = +2.0 Vdc)	8	^t io	-	20	30	
Strobe to Output $(V_1 = V_2 = V_3 = V_4 = 0, V_{10} = +2.0 \text{ V pulse})$	12	t _{so}	-	15	20	
Gate Input to Amplifier Input (V ₁ = 25 mV pulse, V ₉ = 2.0 V pulse)	11	^t GI	- ,	10	15	
Gate Input to Amplifier Output (V ₁ = 25 mVdc, V ₉ = 2.0 V pulse)	11	t _{GA}	-	30	35	
Recovery Time Differential Mode Input Gate High V 1 or V 3 = 400 mV pulse	14	^t DR	-	30 0		ns
Common Mode Input Gate High { V 1 or V 3 = 1.5 V pulse Input Gate Low { V 1 or V 3 = 1.5 V pulse	13	t _{CMR}	-	15 15	30 30	

MC1541, MC1441 (continued)

FIGURE 2 - TYPICAL INPUT THRESHOLD versus **TEMPERATURE** 19 V+ = +5.0 Vdc V- = Vth adj = -5.0 Vdc 18 THRESHOLD (mV) MC1441 LIMITS 15 -50 -25 25 125 50 100 TA, AMBIENT TEMPERATURE (°C)

THRESHOLD VOLTAGE ADJUST

25

V⁺ = +5.0 Vdc
TA = +25°C

20

15

10

-3.5

-4.0


-4.5


THRESHOLD versus THRESHOLD


VOLTAGE ADJUST

15

THRESHOLD ADJUST VOLTAGE (VOLTS)











FIGURE 8 – INPUT THRESHOLD FOR OUTPUT VOLTAGE SWING FROM $V_{\mbox{OH}}$ TO $V_{\mbox{OL}}$ PROPAGATION DELAY FROM INPUT TO OUTPUT



Number at terminal end denotes the pin number for flat package only; to ascertain the corresponding pin number for the dual in line packages refer to the circuit schematic on the second page.





FIGURE 11 – MINIMUM TIME FROM CHANNEL GATE INPUT TO AMPLIFIER INPUT PROPAGATION DELAY FROM CHANNEL GATE INPUT TO AMPLIFIER OUTPUT



(Pin numbers shown on this page denote the pin numbers for the flat package only; to ascertain the corresponding pin numbers for the dual in-line package, refer to the circuit schematic on the second page.)

FIGURE 12 - PROPAGATION DELAY FROM STROBE INPUT TO OUTPUT




FIGURE 13 - COMMON-MODE RECOVERY AND COMMON-MODE RANGE





FIGURE 14 - DIFFERENTIAL RECOVERY AND DIFFERENTIAL RANGE



(Pin numbers shown on this page denote the pin numbers for the flat package only; to ascertain the corresponding pin numbers for the dual in-line package, refer to the circuit schematic on the second page.)

DEFINITIONS

Pin numbers referenced in the definitions below denote the flat package only; to ascertain the corresponding pin number for the dual in-line package refer to the circuit schematic.

- Input Bias Current The average input current defined as (I₁ + I₂ + I₃ + I₄)/4.
- IG Channel Gate Load Current The amount of current drain from the circuit when the channel gate input (Pin 8 or 9) is grounded.
- IGR Channel Gate Reverse Current The leakage current when the channel gate input (Pin 8 or 9) is high.
- Input Offset Current The difference between amplifier input current values | 1 1 12 | or | 13 14 |.
- Is Strobe Load Current The amount of current drain from the circuit when the strobe pin is grounded.
- ISR Strobe Reverse Current The leakage current when the strobe input is high.
- PD Power Dissipation The amount of power dissipated in the unit,
- tCMR Common Mode Recovery Time The time required for the voltage at pin 12 to be within 100 mV of the dc value (after overshoot or ringing) as referenced to the 10% point of the trailing edge of a common mode overload signal.
- ton Differential Recovery Time The time required for the device to recover from the specified differential input prior to strobe enable as referenced to the 10% point of the trailing edge of an input pulse. The device is considered recovered when the threshold with the overload signal applied is within 1.0 mV of the threshold with no overload input.
- Minimum Time Between Channel Gate Input and Signal Input The minimum time between 50% point of channel gate input (Pin 8 or 9) and 50% point of signal input (Pins 1, 2, 3, or 4) that still allows a full width signal at amplifier output.
- t_{GA} Propagation Delay, Channel Gate Input to Am plifier Output The time required for the amplifier output at pin 13 to reach 50% of its final value as referenced to 50% of the input gate pulse at pin 8 or 9 (Amplifier input = 25 mVdc).
- tjA Propagation Delay, Input to Amplifier Output —
 The time required for the amplifier output

- pulse at pin 13 to achieve 50% of its final value referenced to 50% of the input pulse at pins 1 and 2 or 3 and 4.
- tio Propagation Delay, Input to Output The time required for the gate output pulse at pin 7 to reach the 1.5 Volt level as referenced to 50% of the input pulse at pins 1 and 2 or 3 or 4.
- tso Strobe Propagation Delay to Output The time required for the output pulse at pin 7 to reach the 1.5 Volt level as referenced to the 1.5 Volt level of the strobe input at pin 10.
- VCM Maximum Common Mode Input Range The common mode input voltage which causes the output voltage level of the amplifier to decrease by 100 mV. (This is independent of the channel gate input level.)
- VDH Maximum Differential Input Range, Gate Input High — The differential input which causes the input stage to begin saturation.
- VDL Maximum Differential Input Range, Gate Input Low The differential input signal which causes the output voltage level of the amplifier to decrease by 100 mV.
- VGH Channel Gate Input Voltage High Gate pulse amplitude that allows the amplifier output pulse to just reach 100% of its final value, (Amplifier input is set at 25 mVdc).
- VGL Channel Gate Input Voltage Low Gate pulse amplitude that allows the amplifier output to just reach a 100 mV level. (Amplifier input is set at 25 mVdc).
- Vio Input Offset Voltage The difference in Vth between inputs at pins 1 and 2 or 3 and 4,
- VOH Output Voltage High The high-level output voltage when the output gate is turned off.
- VOL Output Voltage Low The low-level output voltage when the output gate is saturated and the output sink current is 10 mA.
- Vth Input Threshold Input pulse amplitude at pins 1, 2, 3 or 4 that causes the output gate to just reach VOL.