General Description

The MAX543 is a 12-bit, current-output, multiplying digital-to-analog converter (DAC) that comes in space-saving 8-pin DIP and 8- or 16-pin surface-mount SO packages. Its 3-wire serial interface saves additional board space and also results in low power dissipation. When used with microprocessors (μ Ps) with a serial port, the MAX543 minimizes the digital noise feedthrough from its input pins to its output. The serial port can be used as a dedicated analog bus and kept inactive while the MAX543 is in use. Serial interfacing also reduces the complexity of opto- or transformer-isolated applications.

The MAX543 contains a 12-bit R-2R type DAC, a serial-in parallel-out shift register, a DAC register and control logic. On the rising edge of the clock (CLK) pulse, the serial input (SRI) data is shifted into the MAX543. When all the data is clocked in, it is transferred into the DAC register by taking the LOAD input low.

The MAX543 is specified with a single power supply of either +5V or +15V. With a +5V supply, the digital inputs are TTL and +5V CMOS compatible. High-voltage CMOS compatibility is maintained with a +15V supply.

Maxim's MAX543 uses low-tempco thin-film resistors laser trimmed to $\pm 1/4$ LSB linearity and better than ± 1 LSB gain accuracy. The digital inputs are protected against electrostatic discharge (ESD) damage and can typically withstand over 5,000V of ESD voltages.

1

12-BIT DAC REGISTER

12-BIT SHIFT REGISTER

CLK


Applications

- _ Features
- 12-Bit Accuracy in 8-Pin MiniDIP or SO
- Fast 3-Wire Serial Interface
- Low INL and DNL (±1/2LSB Max)
- ♦ Gain Accuracy to ±1LSB Max
- Low Gain Tempco (5ppm/°C Max)
- Operates with +5V or +15V Supplies
- ♦ TTL/CMOS Compatible
- ESD Protected


Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE	LINEARITY (LSBs)
MAX543ACPA	0°C to +70°C	8 Plastic DIP	±1/2
MAX543BCPA	0°C to +70°C	8 Plastic DIP	±1
MAX543ACSA	0°C to +70°C	8 SO	±1/2
MAX543BCSA	0°C to +70°C	8 SO	±1
MAX543ACWE	0°C to +70°C	16 Wide SO	±1/2
MAX543BCWE	0°C to +70°C	16 Wide SO	±1
MAX543BC/D	0°C to +70°C	Dice*	±1
MAX543AEPA	-40°C to +85°C	8 Plastic DIP	±1/2
MAX543BEPA	-40°C to +85°C	8 Plastic DIP	±1

Ordering Information continued on last page. Contact factory for dice specifications.



Pin Configurations



MAXIM

LOAD

Maxim Integrated Products 1

Call toll free 1-800-998-8800 for free samples or literature.

SRI

VDD

GND

g
Z
2
3
S

ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND
VREF to GND ±25V
VRFB to GND ±25V
Digital Input Voltage to GND
VIOUT to GND
Continuous Power Dissipation ($T_A = +70^{\circ}C$)
8-Pin Plastic DIP (derate 9.09mW/°C above +70°C) 727mW
8-Pin SO (derate 5.88mW/°C above +70°C) 471mW
16-Pin Wide SO (derate 9.52mW/°C above +70°C) 762mW
8-Pin CERDIP (derate 8.00mW/°C above +70°C) 640mW
•

Operating Temperature Ranges:
MAX543AC/BC 0°C to +70°C
MAX543AE/BE
MAX543AM/BMJA
Storage Temperature Range65°C to +150°C
Lead Temperature (soldering, 10 sec)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{DD} = +5V, +12V or +15V; VREF = +10V; V_{IOUT} = GND = 0V; T_A = T_{MIN} to T_{MAX}, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS			MIN	TYP	MAX	UNITS
STATIC PERFORMANCE		_						
Resolution	N				12			Bits
Integral Nonlinearity	INL			MAX543A			±1/2	LSB
integral Norninearity				MAX543B			±1	200
Differential Nonlinearity			Guaranteed monotonic to 12 bits MAX543A				±1/2	LSB
		over temperat		MAX543B			±1	
		Usina	T _A = +25°C	MAX543A			1	LSB
Gain Error	FSE	internal RFB		MAX543B			±2	
			$T_A = T_{MIN}$ to T_{MAX}	All grades			±2	
Gain Tempco ∆Gain/∆Temp (Note 2)	TCFS	Using internal	Using internal R _{FB}			±1	±5	ppm/°C
DC Supply Rejection	PSR	$\Delta V_{DD} = \pm 5\%$	$\Delta V_{DD} = \pm 5\%$				±0.001	%/%
DYNAMIC PERFORMANCE (Note 2)							
Current Settling Time	ts		o 1/2LSB, IOUT load is alternately loaded with			0.25	1	μs
Digital-to-Analog Glitch	Q	VREF = 0V, I_{OUT} load is 100Ω 13pF, DAC register alternately loaded with all 1s and all 0s				2	20	nV-s
AC Feedthrough at IOUT	FTE	VREF = ±10Vp with all 0s	_{p-p} at 10kHz, DAC reg	ister loaded		0.4	1	mV _{p-p}
Total Harmonic Distortion	THD	VREF = 6V _{rms} at 1kHz, DAC register loaded with all 1s				-85		dB
Output Noise-Voltage Density	en	10Hz to 100kHz, measured between RFB and				13	15	nV <i>√√Hz</i>
REFERENCE INPUT								
Input Resistance	RREF				7	11	15	kΩ
Input Resistance Tempco	TCR					-200		ppm/°C

2

T

ΜΛΧΙΜ

ELECTRICAL CHARACTERISTICS (continued)


(VDD = +5V, +12V or +15V; VREF = +10V; VIOUT = GND = 0V; TA = TMIN to TMAX, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS			MIN	ΤΥΡ	MAX	UNITS
ANALOG OUTPUT								
		DAG	T _A = +25°C	All grades		±0.5	±5	
IOUT Leakage Current	ILKG	DAC register loaded with all 0s	T _A = T _{MIN} to T _{MAX}	MAX543AC/BC/ AE/BE			±25	nA
				MAX543AM/BM			±100	
IOUT Capacitance (Note 2)	Сонт	DAC register le	oaded with all Os			55	80	pF
	001	DAC register le	oaded with all 1s			85	110	
DIGITAL INPUTS								
Input High Voltage	VIH	V _{DD} = 5V			2.4			v
	• IF1	V _{DD} = 15V			13.5		-	
Input Low Voltage	VIL	V _{DD} = 5V					0.8	v
input Low Voltage	•12	V _{DD} = 15V	V _{DD} = 15V				1.5	
Input Leakage Current	, I _N	Digital inputs at 0V or VDD			_		±1	μΑ
Input Capacitance (Note 2)	CIN	Digital inputs at 0V or V _{DD}			-		8	pF
SWITCHING CHARACTERIS	TICS (Note 3	⁽)						-
CLK Pulse Width HIgh	tCH				90			ns
CLK Pulse Width Low	tCL				120			ns
SRI Data to CLK Setup	tDS				40			ns
SRI Data to CLK Hold	tDH				80	-		ns
LOAD Pulse Width	tLD				120			ns
LSB CLK to LOAD	tSL				0			ns
LOAD High to CLK	tLC				0			ns
POWER SUPPLY								_
V Danga	VDD	V _{DD} = 12V or 15V			+11.40		+15.75	l v
V _{DD} Range	V00	$V_{DD} = 5V$			+4.75		+5.25	
I _{DD} Range	IDD	All digital inputs at VIL or VIH				500	- μΑ	
IDD nange		All digital inputs at 0V or VDD				5		100

Note 1: Tests are performed at VDD = +5V and VDD = +15V. Operation at +12V is guaranteed by power-supply rejection (PSR) tests. Note 2: Guaranteed by design, not subject to test. Note 3: Sample tested to 0.1% AQL.

MIXIM

MAX543



Typical Operating Characteristics

ı_

Detailed Description

D/A Converter

The MAX543 DAC circuit consists of a laser-trimmed, thin-film R-2R resistor array with NMOS current switches, as shown in Figure 1. Binary weighted currents are switched to either IOUT or GND depending on the status of each input data bit. Although the current at IOUT and GND depends on the digital input code, the sum of the two output currents is always equal to the input current at VREF.

The current output (IOUT) can be converted into a voltage by adding an external output amplifier (Figure 3). The VREF input accepts a wide range of signals, including fixed and time-varying voltage or current inputs. If a current source is used for the reference input, then a low-tempco external resistor should be used for RFB to minimize gain variation with temperature.

The internal feedback resistor (RFB) is compensated with an NMOS switch that matches the NMOS switches used in the R-2R array. This results in excellent supply rejection and gain-temperature coefficient.

The IOUT pin output capacitance (COUT) is code dependent and is typically 55pF with all switches to GND and 85pF with all switches to IOUT.

Digital Circuit

Figure 2 shows the MAX543 timing diagram. The most significant bit (MSB) is always loaded first on the rising edge of the clock. When all data is shifted into the MAX543, the DAC register is loaded by taking the \overline{LOAD} signal low. The DAC register is transparent when \overline{LOAD} is low and latched when \overline{LOAD} is high. If the \overline{LOAD} signal is taken low before the LSB bit is fully shifted into the shift register, the DAC output can produce a "glitch." If this is






Figure 1. MAX543 Simplified Circuit

undesirable, the LOAD signal can be delayed 30ns after the rising edge of the LSB clock edge to avoid this condition.

The MAX543's input buffer inverters act as level shifters, converting TTL levels into CMOS logic levels. These input buffers are TTL and 5V-CMOS compatible (0.8V and 2.4V) at VDD = 5V. For VDD = 15V the input buffers are CMOS compatible (1.5V and 13.5V). At this supply voltage, the input buffers are in their linear region when the input voltages are between 1V and 6V. Therefore, to minimize high supply currents, the digital input voltages should be kept as close to the supply and ground voltages (VDD and GND) as possible.

Circuit Configurations

Unipolar Operation

Figure 3 shows the MAX543's basic application. This circuit is used for unipolar operation or 2-quadrant multiplication. The code table for this mode is given in Table 1. Note that the polarity of the output is the inverse of the reference voltage, VREF.




Figure 2. Write-Cycle Timing Diagram

MAXIM

VREF_ +5V R1 100Ω VREF VDD R2 50Ω SBJ Rep MAXIM C1 15pf ±15V MAX543 21 17 CLK · Ιουτ Vout LOAD GND MADOM Ī -15V MAX400

Figure 3. Unipolar Operation

AX543

Table 1. Unipolar Binary-Code Table for Circuit of Figure 3

Di	GITAL INP	υτ	ANALOG OUTPUT	
MSB		LSB		
1111	1111	1111	$-VREF\left(\frac{4095}{4096}\right)$	
1000	0000	0000	$-VREF\left(\frac{2048}{4096}\right) = -\frac{VREF}{2}$	
0000	0000	0001	$-VREF\left(\frac{1}{4096}\right)$	
0000	0000	0000	0	

In many applications, gain adjustment will not be necessary since the part's gain accuracy is sufficient, or is trimmed at the reference source. In these cases, resistors R1 and R2 in Figure 3 can be omitted. If the gain is trimmed and the DAC is operated over a wide temperature range, use low-tempco (<300ppm/°C) resistors for R1 and R2.

Capacitor C1 provides phase compensation and reduces overshoot and ringing when fast amplifiers are used at the output of the DAC.

Bipolar Operation

Figure 4 shows the MAX543 operating in bipolar (or 4-quadrant multiplying) mode. A second amplifier and three matched resistors (R3, R4 and R5) are required. These resistors must be of the same material (preferably




Figure 4. Bipolar Operation

ior Circu	it of Figu	ire 4	
DI	GITAL INP	UT	ANALOG OUTPUT
MSB		LSB	
1111	1111	1111	+VREF $\left(\frac{2047}{2048}\right)$
1000	0000	0001	+VREF $\left(\frac{1}{2048}\right)$
1000	0000	0000	0
0111	1111	1111	$-VREF\left(\frac{1}{2048}\right)$
0000	0000	0000	$-VREF\left(\frac{2048}{2048}\right)$

Table 2. Offset Binary-Code Table

Table 3. Twos-Complement Code Table

DI	GITAL INP	UT	ANALOG OUTPUT	
MSB		LSB		
0111	1111	1111	+VREF $\left(\frac{2047}{2048}\right)$	
0000	0000	0001	+VREF $\left(\frac{1}{2048}\right)$	
0000	0000	0000	0	
1111	1111	1111	$-VREF\left(\frac{1}{2048}\right)$	
1000	0000	0000	-VREF (2048)	

ΜΛΧΙΜ

metal film or wire-wound) for good temperature tracking characteristics (<15ppm/°C), and should match to 0.01% for 12-bit performance. The output code is offset binary and is listed in Table 2. In multiplying applications, the MSB determines output polarity while the other 11 bits control the amplitude. The MSB can be inverted in software using an exclusive-OR instruction to make the MAX543 work with twos-complement coding. Table 3 shows the code relationships to output voltage for twos-complement operation.

To adjust the circuit, load the DAC with a code of 1000 0000 0000 and trim R1 for a 0V output. With R1 and R2 omitted, an alternative zero trim is needed to adjust the ratio of R3 and R4 for 0V out. Trim full scale by loading the DAC with all 0s or all 1s, and adjusting VREF's amplitude or varying R5 until the desired positive or negative output is obtained. In many applications, the gain adjustment will not be necessary, especially when using parts with a guaranteed maximum ± 1 LSB gain error. In these cases the gain can be trimmed at the reference source and resistors R1 and R2 in Figure 4 omitted. However, if the trims are desired and the DAC is operated over a wide temperature range, then low-tempco (<300ppm/°C) resistors should be used for R1 and R2.

Single-Supply Operation (Voltage Mode)

The MAX543 can be conveniently used in single-supply (voltage mode) operation with IOUT biased at any voltage between GND and VDD. IOUT must not be allowed to go 0.3V lower than the GND or 0.3V higher than VDD. Otherwise, internal diodes would turn on, causing a high current flow from the supply that could damage the device.

Figure 5 shows the MAX543 connected as a voltage-output DAC. IOUT is connected to the reference-voltage




Figure 5. Single-Supply Operation Using Voltage-Switching Mode

source and GND is grounded. The DAC output now appears at the VREF pin, which has a constant impedance equal to the reference input resistance (typically 11k Ω). This output should be buffered with an op amp when a lower output impedance is required. RFB pin is not used in this mode.

The input impedance of the reference input (I_{UUT}) for this mode is code dependent, and the circuit's response time depends on the reference source's behavior with changing load conditions.

Two advantages of voltage-mode operation are singlesupply operation and that a negative reference is not required for a positive output. Note that the reference input (IOUT) must always be positive and is limited to no more than 2.5V when VDD is 15V. If the reference voltage is greater than 2.5V or VDD is reduced, resistance mismatches in the DAC's internal NMOS switches result in degraded integral (INL) and differential nonlinearity (DNL).

The unipolar and bipolar circuits in Figures 3 and 4 can all be converted to voltage-output mode.

MAX543 Opto-Isolated _____Application

Figure 6a shows the MAX543 interface to optocouplers for isolated barrier applications. Three optocouplers (OC1, OC2 and OC3) carry the serial data and clocking signals across the isolation barrier. Isolated power sources, V+ and V-, supply the MAX543, the output amplifier and optocouplers. If data word updates are infrequent and large analog output transitions can be tolerated while serial data is being clocked in, then parts count can be reduced by eliminating optocoupler OC3 and tying LOAD (pin 5) of the MAX543 low.

When using type 6N136 optocouplers, this circuit accepts serial data at a maximum clock rate of 100kHz, or 130μ s per data word. The SERIAL DATA and LOAD signals should change coincident with the falling edge of CLOCK, as shown in the timing diagram (Figure 6b). A positive CLOCK cycle is masked during the time LOAD is low.

The MAX543 will also work with 5V isolated supplies using the optocoupler circuit of Figure 6a. Change the values of R1 through R3 to $3k\Omega$ to maintain switching speed with the lower value of V+.

Current drawn from V- for the MAX543 and optocoupler is 3.5mA at a 100kHz clock rate when all data bits are set to 0. V+ current drops to 0 (excluding reference and op-amp current) when no new data is being loaded and CLOCK, SERIAL DATA, and LOAD are static high.

MAXIM





Figure 6a. MAX543 Opto-Coupled Application

DATA XX X XX B1 X B2 X B3 X B4 X B5 X B6 X B7 X B8 X B9 X B10 X B11 X B12	X XX X B1
IDAD WORD N	WORD N + 1








Figure 7. MAX543 8085 Interface

ANALOG CIBCUITRY OMITTED FOR SIMPLICITY

(8) AD0-7

(8)

ALE

WŔ

SOD

8085

8212

Microprocessor Interfacing

ADDRESS BUS (16) A0-15

Γ

+5V

DATA

E1 A0 A2

E3

E2

L

74LS138

ADDRESS DECODER

LOAD CLK

MAXIM

MAX543

Interfacing to the 8085

Figure 7 shows the MAX543 interfacing to the 8085 μ P. The SOD line from the 8085 sends serial data to the DAC. This data is clocked into the MAX543 by executing memory-write instructions. Generate the CLK input for the DAC by decoding address 8000 and WR signal. The data is transferred into the DAC register with a memeorywrite instruction to address A000, which brings LOAD low. The data for the MAX543 is stored in right-justified format in registers H and L of the 8085.

Interfacing to the MC6800

Figure 8 shows the MAX543 interfacing to the MC6800 μP . Transfer the data into the MAX543 by executing successive memory-write instructions while changing the data between writes to construct the serial data to the DAC.

The D7 data line is used for the SRI signal. The lower half of the memory location 0000 holds the four MSB data bits, and the 0001 location holds the eight LSB data bits. The memory address 2000, R/W, and 02 are decoded to genenrate the CLK signal for the DAC with each memory write. Similarly, a memory write to address 4000 transfers data into the DAC register by bringing the MAX543's LOAD input low.

Applications Information

Output Amplifier Offset

MAX543

For best linearity, terminate IOUT and GND at exactly 0V. In most applications, IOUT is connected to the summing junction of an inverting op amp. The amplifiers's input offset voltage can degrade the DAC's linearity by causing IOUT to be terminated to a non-zero voltage. The resulting error is:

Error Voltage = Vos (1 + RFB/RO)

where Vos is the op amp's offset and Ro is the DAC's output resistance. Ro is a function of the digital input code, and varies from approximately $11k\Omega$ to $33k\Omega$. The error voltage range is then typically 4/3Vos to 2Vos - a change of 2/3Vos. Therefore, an amplifier with 3mV of offset will degrade the linearity by 2mV - almost a full LSB with a 10V reference voltage. For best linearity, use a low-offset amplifier such as the MAX400, otherwise the amplifier offset must be trimmed to zero. A good guide rule is that Vos should be no more than 1/10LSB.

The output-amplifer input bias current (IB) can also limit performance since IB X RFB generates an offset error. Therefore, IB should be much less than the DAC output current for 1LSB, typically 250nA with VREF = 10V. One tenth of this value, 25nA, is recommended. Offset and linearity can also be impaired if the output-amplifier non-

MAXIM

I

inverting input is grounded through a "bias-current compensation resistor." This resistor adds to the offset at this pin and should not be used. Best performance is obtained when the noninverting input is directly connected to ground.

Dynamic Considerations

In static or DC applications, the output amplifier's AC characteristics are not critical. In higher-speed applications where either the reference input is an AC signal or the DAC output must quickly settle to a new programmmed value, the AC parameters of the output op amp must be considered.

Another error source in dynamic applications is parasitic coupling of the signal from the VREF pin to IOUT. This is normally a function of board layout and lead-to-lead package capacitance. Noise signals can also be injected into the DAC outputs when the digital inputs are switched. This digital feedthrough is usually dependent on ciruit-board layout and on-chip capacitive coupling. Layout-induced feedthrough can be minimized with guard traces beween digital inputs, VREF, and IOUT pins.

The DAC output follows the digital inputs when the LOAD pin is low. In this mode, invalid outputs and voltage glitches can appear at the DAC output. Keeping the LOAD input high until all the data is shifted into the MAX543 eliminates this problem.

Compensation

A compenation capacitor, C1, may be required when the DAC is used with a high-speed output amplifier. The purpose of the capacitor is to cancel the pole formed by the DAC output capacitance, COUT, and the internal feedback resistor, RFB. Its value depends on the type of op amp used, but typically ranges from 10pF to 33pF. Too small a value causes output ringing, while excess capacitance overdamps the output. The size of C1 can be minimized and the output-voltage settling time improved by keeping the cirucit-boad trace and stray capacitance at IQUT as low as possible.

Grounding and Bypassing

Since IOUT and the noninverting input of the output amplifier are sensitive to offset voltages, nodes that are to be grounded should be connected directly to 'single point' ground through a separate, low-resistance (less than 0.2 Ω) connection. The current at IOUT and GND varies with input code, creating a code-dependent error if these terminals are connected to ground (or a 'virtural ground') through a resistive path.


Connect a $1\mu F$ bypass capacitor in parallel with a $0.01\mu F$ ceramic capacitor across V_{DD} and GND, and as close to the pins as possible.

The MAX543 has high-impedance digital inputs. To minimize noise pick-up, tie them to either VDD or GND when not in use. It is good practice to connect active inputs to VDD or GND through high-value resistors (1M Ω) to prevent static charge accumulation if the pins are left floating, such as when a circuit card is left unconnected.

10 _

ΜΛΧΙΜ






_ Ordering Information (continued)

PART	TEMP. RANGE	PIN-PACKAGE	LINEARITY (LSBs)
MAX543AESA	-40°C to +85°C	8 SO	±1/2
MAX543BESA	-40°C to +85°C	8 SO	±1
MAX543AEWE	-40°C to +85°C	16 Wide SO	±1/2
MAX543BEWE	-40°C to +85°C	16 Wide SO	±1
MAX543AEJA	-40°C to +85°C	8 CERDIP	±1/2
MAX543BEJA	-40°C to +85°C	8 CERDIP	±1
MAX543AMJA	-55°C to +125°C	8 CERDIP	±1/2
MAX543BMJA	-55°C to +125°C	8 CERDIP	±1


MAX543



Chip Topography

MAXIM

ſ



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 _____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

Printed USA

© 1994 Maxim Integrated Products

MAXIM is a registered trademark of Maxim Integrated Products.