

## **USB Host Adapter Emulators**

## **General Description**

The MAX14640–MAX14644/MAX14651 are next-generation USB 2.0 host charger adapter emulators that combine USB Hi-Speed analog switches with a USB adapter emulator circuit.

The MAX14640/MAX14651 feature an I²C interface to fully configure the charging behavior with different address options. The MAX14641–MAX14644 are controlled by two GPIO inputs (CB1/CB0) and support USB data and automatic charger mode. In charging downstream port (CDP) pass-through mode, the devices emulate the CDP function while supporting normal USB traffic. The MAX14641/MAX14642/MAX14643 have a CEN output for an active-high CLS enable input, and the MAX14644 has a  $\overline{\text{CEN}}$  output for an active-low CLS enable input to restart the peripheral connected to the USB host.

The MAX14640–MAX14644/MAX14651 feature 2A high-current autodetect mode. The MAX14641 features 1A high-current forced mode instead of regular DCP mode. The MAX14640/MAX14651 can be configured through I<sup>2</sup>C to support various dedicated charger modes such as DCP, Apple<sup>®</sup> 1A/2A forced, or Apple 1A/2A automatic mode.

All the devices support CDP and standard downstream port (SDP) charging while in the active state (S0) and support the dedicated charging port (DCP) charging while in the standby state (S3/S4/S5). All devices support low-speed remote wake-up by monitoring DM, and the MAX14642 also supports remote wake-up in sleep mode (S3).

The MAX14640–MAX14644/MAX14651 are available in an 8-pin (2mm x 2mm) TDFN-EP package and are specified over the -40°C to +85°C extended temperature range.

<u>Ordering Information</u> and <u>Typical Operating Circuit</u> appear at end of data sheet.

## **Benefits and Features**

- **♦ Improved Charger Interoperability**

**Foolproof CDP** 

- ♦ Meets New USB Battery Charging (BC) Revision 1.2 Specification
- Backward Compatible with Previous USB BC Revisions
- ♦ Meets China YD/T1591-2009 Charging Specification
- **♦ Provide Greater Application Flexibility** 
  - → I<sup>2</sup>C Controls Multiple Modes (MAX14640/ MAX14651)
- Enhance Performance with High Level of Integrated Features
  - **♦ Supports Remote Wake-Up**
  - ♦ Low-Capacitance USB 2.0 Hi-Speed Switch to Change Charging Modes
  - ♦ Automatic Current-Limit Switch Control
- **♦ Minimize PCB Area**

## **Applications**

Laptop/Desktop Computers

USB Hubs

Universal Chargers Including iPod®/iPhone®/iPad®

#### **Selector Guide**

PART NUMBER	I/O MODE	CEN POLARITY	REMOTE WAKE-UP IN AM	FORCED CHARGER MODE	BIAS IN FM
MAX14640	I <sup>2</sup> C (0x35)	N/A	Optional	Yes	DP/DM short
MAX14641	IAX14641 GPIO		No	No	Apple 1A
MAX14642	GPIO	CEN	Yes	Yes	DP/DM short
MAX14643	GPIO	CEN	No	Yes	DP/DM short
MAX14644	GPIO	CEN	No	Yes	DP/DM short
MAX14651	I <sup>2</sup> C (0x15)	N/A	Optional	Yes	DP/DM short

Apple, iPad, iPod, and iPhone are registered trademarks of Apple, Inc.

For related parts and recommended products to use with this part, refer to: www.maximintegrated.com/MAX14640.related.

## **USB Host Adapter Emulators**

#### **ABSOLUTE MAXIMUM RATINGS**

(All voltages referenced to GND.)	Operating Temperature Range40°C to +85°C
V <sub>CC</sub> , TDP, TDM, DP, DM, SDA, SCL,	Junction Temperature+150°C
CB0, CB1, CEN, CEN, INT0.3V to +6V	Storage Temperature Range65°C to +150°C
Continuous Current into Any Terminal ±30mA	Lead Temperature (soldering, 10s)+300°C
Continuous Power Dissipation ( $T_A = +70$ °C)	Soldering Temperature (reflow)+260°C
TDFN (derate 11.9mW/°C above +70°C)953.5mW	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## PACKAGE THERMAL CHARACTERISTICS (Note 1)

**TDFN** 

Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ )......83.9°C/W Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )......37°C/W

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = 3.0V \text{ to } 5.5V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{CC} = 5.0V \text{ and } T_A = +25^{\circ}\text{C}.)$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
POWER SUPPLY								
V Curanh Valtaga	\/	CB0 = high		3.0		5.5	V	
V <sub>CC</sub> Supply Voltage	V <sub>CC</sub>	CB0 = low (No	ote 3)	4.75		5.25	V	
			CB1 = CB0 = low (AM2 mode)			200		
		MAX14641- MAX14644	CB1 = CB0 = high (CM mode)			100	μΑ	
V Cupply Current			CB1 = low, CB0 = high (PM mode)			20		
V <sub>CC</sub> Supply Current	lcc	MAX14640/ MAX14651	MODE_SEL[2:0] = 000 (AM2 mode)			200		
			MODE_SEL[2:0] = 011 (CM mode)			100		
			MODE_SEL[2:0] = 001 (PM mode)			20		
POR Delay	tpor				50		ms	
ANALOG SWITCHES (DP, DM, 1	DP, TDM)							
Analog Signal Range	$V_{DP}, V_{DM}$	(Note 4)		0		$V_{CC}$	V	
TDP/TDM On Resistance	R <sub>ON</sub>	$V_{IN} = 0V$ to $V_{CC}$ , $I_{IN} = 10$ mA			3.5	6.5	Ω	
TDP/TDM On-Resistance Matching Between Channels	ΔR <sub>ON</sub>	$V_{CC} = 5.0V$ , $I_{IN} = 10$ mA, $V_{IN} = 0.4V$			0.1		Ω	
TDP/TDM On-Resistance Flatness	R <sub>FLAT</sub>	$V_{CC} = 5.0V$ , $I_{IN} = 10$ mA, $V_{IN} = 0$ V to $V_{CC}$			0.1		Ω	
DP/DM Short On-Resistance	R <sub>SHORT</sub>	V <sub>DP</sub> = 1V, R <sub>L</sub> =	= $20k\Omega$ on DM		70	128	Ω	

## **USB Host Adapter Emulators**

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = 3.0 \text{V to } 5.5 \text{V}, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{CC} = 5.0 \text{V}$  and  $T_A = +25 ^{\circ}\text{C}$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Off Leakage Current	ICOM(OFF)	$V_{CC} = 3.6V$ , $V_{DP} = V_{DM} = 0.3V$ to 3.3V, $V_{TDP} = V_{TDM} = 3.3V$ to 0.3V	-1	-1 1.5nA +1		μΑ
On Leakage Current	I <sub>COM(ON)</sub>	$V_{CC} = 3.6V$ , $V_{DP} = V_{DM} = 0.3V$ to 3.3V	-1	90nA	+1	μΑ
DYNAMIC PERFORMANCE						
Turn-On Time	t <sub>ON</sub>	$V_{TDP}$ or $V_{TDM}$ = 1.5V, $R_L$ = 300 $\Omega$ , $C_L$ = 35pF, Figure 1 (Note 4)		20		μs
Turn-Off Time	t <sub>OFF</sub>	$V_{TDP}$ or $V_{TDM}$ = 1.5V, $R_L$ = 300 $\Omega$ , $C_L$ = 35pF, Figure 1 (Note 4)		1		μs
TDP/TDM Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	$R_L = R_S = 50\Omega$ , DP and DM connected to TDP and TDM, Figure 2		60		ps
DP/DM Output Skew	<sup>t</sup> SKEW	$R_L = R_S = 50\Omega$ , DP and DM connected to TDP and TDM, Figure 2		40		ps
DP/DM On-Capacitance (Connected to TDP, TDM)	C <sub>OFF</sub>	$f = 240MHz, V_{BIAS} = 0V, V_{IN} = 500mV_{P-P}$		5		рF
Bandwidth	BW	$R_L = R_S = 50\Omega$ , Figure 3		1000		MHz
Off-Isolation	V <sub>ISO</sub>	$V_{IN} = 0 dBm, R_L = R_S = 50 \Omega, f = 250 MHz,$ Figure 3		-20		dB
Crosstalk	V <sub>CT</sub>	$V_{IN} = 0 dBm, R_L = R_S = 50 \Omega, f = 250 MHz,$ Figure 3		-25		dB
DCP INTERNAL RESISTORS						
DP/DM Short Pulldown	R <sub>PD</sub>		320	500	700	kΩ
RP1/RP2 Ratio	RT <sub>RP</sub>		1.485	1.5	1.515	
RP1 + RP2 Resistance	R <sub>RP</sub>		92	125	158.5	kΩ
RM1/RM2 Ratio	RT <sub>RM</sub>		0.844	0.85	0.864	
RM1 + RM2 Resistance	R <sub>RM</sub>		68	93	118	kΩ
RSS1/RSS2 Ratio	RT <sub>RSS</sub>		2.9	3	3.1	
RSS1 + RSS2 Resistance	R <sub>RSS</sub>		30	40	60	kΩ
CDP INTERNAL RESISTORS						
DP Pulldown Resistor	R <sub>DP_CDP</sub>	CDP mode	14.25	19.53	24.80	kΩ
DM Pulldown Resistor	R <sub>DM_CDP</sub>	CDP mode	14.25	19.53	24.8	kΩ
CDP HIGH-SPEED COMPARA	TORS					
Threshold Voltage	V <sub>TH_CDP</sub>		100	161	205	mV
CDP LOW-SPEED COMPARA	TORS					
V <sub>DM_SRC</sub> Voltage	V <sub>DM_SRC</sub>	$I_{LOAD} = 0$ to 200 $\mu$ A	0.5		0.7	V

## **USB Host Adapter Emulators**

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = 3.0V \text{ to } 5.5V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{CC} = 5.0V \text{ and } T_A = +25^{\circ}\text{C}.)$  (Note 2)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
V <sub>DP_REF</sub> Voltage	V <sub>DP_REF</sub>			0.25		0.4	V
V <sub>LGC</sub> Voltage	V <sub>LGC</sub>			0.8		2.0	V
I <sub>DP_SINK</sub> Current	I <sub>DP_SINK</sub>	$V_{DP} = 0.15V \text{ to } 3.6V$		50		150	μΑ
LOGIC INPUTS (CB0, CB1, SDA,	SCL)						
Input Logic High Voltage	V <sub>IH</sub>			1.4			V
Input Logic Low Voltage	V <sub>IL</sub>					0.4	V
Input Leakage Current	I <sub>IN</sub>	$0V \le V_{IN} \le V_{IL} \text{ or } V_{IH} : V_{CC} = 5.5V$	$\leq V_{IN} \leq V_{CC}$	-1		+1	μA
CB0/CB1 Debounce Time	tDEB_CB_				250		μs
OPEN-DRAIN LOGIC OUTPUTS	(SDA, INT, C	EN, CEN)					
INT, SDA, CEN Output Low Voltage	V <sub>OL</sub>	Output asserted, I <sub>SIN</sub>	K = 4mA			0.4	V
INT, SDA, CEN Output Leakage Current	I <sub>OH</sub>	Output not asserted,	$V_{CC} = V_{OUT} = 5.5V$			1	μΑ
CEN, INT, Output High Voltage	V <sub>OH</sub>	Output asserted, I <sub>SOL</sub>	JRCE = 4mA	V <sub>CC</sub> - 0.4			V
CEN, ĪNT, Output Leakage Current	l <sub>OL</sub>	Output not asserted, V	$C_{CC} = 5.5V$ , $V_{\overline{CEN}} = 0V$			1	μΑ
V <sub>BUS</sub> Toggle Time Accuracy	t <sub>VBT</sub>				±10		%
I <sup>2</sup> C TIMING CHARACTERISTICS	(SEE FIGUR	E 4)					
I <sup>2</sup> C Maximum Clock Frequency	f <sub>SCL</sub>					400	kHz
Bus Free Time Between STOP and START Conditions	t <sub>BUF</sub>			1.3			μs
START Condition Setup Time	tsu:sta			0.6			μs
Repeated START Condition Setup Time	t <sub>SU:STA</sub>	70% of SCL to 70% o	f SDA	0.6			μs
START Condition Hold Time	t <sub>HD:STA</sub>	30% of SDA to 70% o	f SCL	0.6			μs
STOP Condition Setup Time	t <sub>SU:STO</sub>	70% of SCL to 30% of SDA		0.6			μs
Clock Low Period	t <sub>LOW</sub>	30% to 30%		1.3			μs
Clock High Period	tHIGH	70% to 70%		0.6			μs
Data Valid to SCL Rise Time	tsu:dat	Write setup time		100			ns
Data Hold Time to SCL Fall	t <sub>HD:DAT</sub>	Write hold time			100		ns
PROTECTION SPECIFICATIONS							
ESD Protection	\/F05	Human Body Model	DP and DM pins		±15		kV
LOD I TOTOCION	V <sub>ESD</sub>	Traman body Wodel	All other pins	±2			r.v

Note 2: All units are production tested at  $T_A = +25^{\circ}C$ . Specifications over temperature are guaranteed by design.

**Note 3:** The MAX1464\_ is operational from 3.0V to 5.5V. However, in order for the valid Apple resistor-divider network to function, V<sub>CC</sub> must stay within the 4.75V to 5.25V range.

Note 4: Guaranteed by design, not production tested.

Note 5: Guaranteed by design.

## **Test Circuits/Timing Diagrams**




Figure 1. Switching Time

## **Test Circuits/Timing Diagrams (continued)**




Figure 2. Propagation Delay and Output Skew

## **Test Circuits/Timing Diagrams (continued)**




Figure 3. Bandwidth, Off-Isolation, and Crosstalk






Figure 4.  $I^2C$  Timing Diagram. Note that  $t_R$  and  $t_F$  are per the  $I^2C$  fast-mode specification.


## **USB Host Adapter Emulators**


## **Typical Operating Characteristics**


 $(V_{CC} = +5V, T_A = +25^{\circ}C, unless otherwise noted.)$ 


















## **Typical Operating Characteristics (continued)**

( $V_{CC} = +5V$ ,  $T_A = +25$ °C, unless otherwise noted.)










## **USB Host Adapter Emulators**


## **Pin Configurations**



## **Pin Description**

PIN				
MAX14640/ MAX14651	MAX14641/ MAX14642/ MAX14643	MAX14644	NAME	FUNCTION
1	_	_	ĪNT	Open-Drain Interrupt Output. INT asserts low when interrupt occurs.
_	1	_	CEN	nMOS Open-Drain Output. Pull up CEN to $V_{CC}$ by 10k $\Omega$ . CEN high enables the current-limit switch and $V_{BUS}$ ON, and nMOS ON makes CEN low and the current-limit switch OFF. When CB_ transitions from low to high or high to low, CEN is low for 1s (typ).
_	_	1	CEN	pMOS Open-Drain Output. Pull down $\overline{\text{CEN}}$ to GND by 10k $\Omega$ . $\overline{\text{CEN}}$ low enables the current-limit switch and V <sub>BUS</sub> ON, and pMOS ON makes $\overline{\text{CEN}}$ high and the current-limit switch OFF. When CB_ transitions from low to high or high to low, $\overline{\text{CEN}}$ is high for 1s (typ).
2	2	2	DM	USB Connector D- Connection
3	3	3	DP	USB Connector D+ Connection
4	_	_	SCL	I <sup>2</sup> C Serial-Clock Input
_	4	4	CB1	Switch Control Input Bit 1. See the Switch Control Input Truth tables (Tables 2, 3, and 4).
5	5	5	V <sub>CC</sub>	Power-Supply Input. Bypass $V_{CC}$ to GND with a 0.1 $\mu$ F ceramic capacitor as close as possible to the device.
6	6	6	TDP	Host USB Transceiver D+ Connection
7	7	7	TDM	Host USB Transceiver D- Connection
8	_	_	SDA	I <sup>2</sup> C Serial-Data Input/Output
_	8	8	CB0	Switch Control Input Bit 0. See the Switch Control Input Truth tables (Tables 2, 3, and 4).
_	_	_	EP/ GND	Exposed Pad and Ground. The exposed pad is the ground connection for the device. Connect EP/GND to the ground plane.

## **Functional Diagram**



## **USB Host Adapter Emulators**

## **Detailed Description**

The MAX14640–MAX14644/MAX14651 adapter emulator devices have high-speed USB analog switches that support USB hosts by identifying the USB port as a charger when the USB host is in a low-power mode and cannot enumerate USB devices. The devices feature low 4pF (typ) on-capacitance and low  $4\Omega$  (typ) on-resistance when the USB switches are connected. DP and DM are capable of handling signals between 0V and 5.5V over the entire 3.0V–5.5V supply range.

The MAX14640/MAX14651 are controlled by an I<sup>2</sup>C interface while the MAX14641–MAX14644 are controlled by the CB0 and CB1 logic inputs. The I<sup>2</sup>C interface allows further customization over which mode the MAX14640/MAX14651 operate in and can be used to read back connection information.

Improvements over the MAX14600 USB detector family include support for some smartphones that do not connect after applying 0.6V in charging downstream port (CDP) mode. The devices also support high-current charging of Apple devices while in sleep mode.

#### **Resistor-Dividers**

The MAX14640–MAX14644/MAX14651 feature internal resistor-divider networks on the data lines to provide support for Apple devices. The resistor-divider is disconnected while not in use to minimize the supply current. The resistor-dividers are not connected in pass-through mode. Table 1 summarizes the resistor values connected to DP/DM in different charging modes.

## Switch Control Digital Controls

The MAX14641–MAX14644 feature two digital select inputs, CB0 and CB1, for mode selection. <u>Table 2</u>, <u>Table 3</u>, and <u>Table 4</u> show how the CB1/CB0 inputs can be used to enter autodetection charger mode (AM\_), pass-through mode (PM), forced charger mode (FM and AP\_), and pass-through mode with CDP emulation (CM).

In CDP emulation mode, the peripheral device with CDP detection capability draws charging current up to 1.5A immediately without USB enumeration.

Table 1. DP/DM Resistor-Dividers

CHARGING MODE	DP PULLUP (kΩ)	DP PULLDOWN ( $k\Omega$ )	DM PULLUP ( $k\Omega$ )	DM PULLDOWN ( $k\Omega$ )	
AM1	75	49.9	43.2	49.9	
AM2	43.2	49.9	75	49.9	

## Table 2. Digital Input State Table for the MAX14641

CB1	CB0	CHARGER/USB	MODE	STATUS	
0	0	CHARGER	AM2	2A Autodetection Charger Mode for Apple Devices. Resistor-dividers are connected to DP/DM.	
1	1 0 CHARGER AP1		AP1	Forced 1A Charger Mode for Apple Devices. Resistor-dividers are connected to DP/DM.	
0	1	USB	PM	USB Pass-Through Mode. DP/DM are connected to TDP/TDM.	
1	1	USB	СМ	USB Pass-Through Mode with CDP Emulation. Auto connects DP/DM to TDM/TDM depending on CDP detection status.	

## **USB Host Adapter Emulators**

Table 3. Digital Input State Table for the MAX14642

CB1	CB0	CHARGER/USB	MODE	STATUS
X	0	CHARGER	AM2	2A Autodetection Charger Mode for Apple Devices. Resistor-dividers are connected to DP/DM.
0	1	USB	PM	USB Pass-Through Mode. DP/DM are connected to TDP/TDM.
1	1	USB	СМ	USB Pass-Through Mode with CDP Emulation. Auto connects DP/DM to TDM/TDM depending on CDP detection status.

X = Don't care.

## Table 4. Digital Input State Table for the MAX14643/MAX14644

CB1	CB0	CHARGER/USB	MODE	STATUS		
0	0	CHARGER	AM2	2A Autodetection Charger Mode for Apple Devices. Resistor-dividers are connected to DP/DM.		
1	0	CHARGER	FM	Forced Dedicated Charger Mode. DP and DM are shorted.		
0	1	USB	PM	USB Pass-Through Mode. DP/DM are connected to TDP/TDM.		
1	1	USB	СМ	USB Pass-Through Mode with CDP Emulation. Auto connects DP/DM to TDM/TDM depending on CDP detection status.		

## Table 5. Digital Input State Table for the MAX14640/MAX14651

MC [2]	MODE_SEL [2] [1] [0] CHARGER/USE		CHARGER/USB	MODE	STATUS
0	0	0	CHARGER	AM2	2A Autodetection Charger Mode for Apple Devices. Resistor-dividers are connected to DP/DM.
0	0	1	USB	PM	USB Pass-Through Mode. DP/DM are connected to TDP/TDM.
0	1	0	CHARGER	FM	Forced Dedicated Charger Mode. DP and DM are shorted.
0	1	1	USB	СМ	USB Pass-Through Mode with CDP Emulation. Auto connects DP/DM to TDM/TDM depending on CDP detection status.
1	0	0	CHARGER	AM1	1A Autodetection Charger Mode for Apple Devices. Resistor-dividers are connected to DP/DM.
1	0	1	CHARGER	AP1	Forced 1A Charger Mode for Apple Devices. Resistor-dividers are connected to DP/DM.
1	1	0	CHARGER	AP2	Forced 2A Charger Mode for Apple Devices. Resistor-dividers are connected to DP/DM.
1	1	1	CHARGER	SS	Forced 2A Charger Mode for Samsung Galaxy Tablet

#### I<sup>2</sup>C Controls

The MAX14640/MAX14651 mode is controlled by the MODE\_SEL[2:0] bits. <u>Table 5</u> shows how these bits control the device. In addition to being configurable in all modes that the MAX14641–MAX14644 can enter, the MAX14640/MAX14651 can be configured to be compatible with the Apple and Samsung<sup>®</sup> Galaxy (SS mode) devices.

#### Legacy D+/D- Detect

The MAX14640–MAX14644/MAX14651 support charging devices that use a D+/D- short to indicate it is ready for charging. This is done by monitoring the voltage at both the DP and DM terminals and triggering when they are both higher than their comparator thresholds.

## **USB Host Adapter Emulators**

#### **Auto Peripheral Reset**

# The MAX14641–MAX14644 feature an auto current-limit switch control output. This feature resets the peripheral connected to $V_{BUS}$ in the event the USB host switches to or from standby mode. $\overline{\text{CEN}}$ or CEN are pulsed for 1s (typ) on the rising or falling edge of CB0 or CB1 (Figure 5 and Figure 6.).

#### **Pass-Through Mode**

If the MAX14640–MAX14644/MAX14651 are configured in pass-through mode (PM), then TDP/TDM are always connected to DP/DM and no resistor-dividers or power sources are applied to DP/DM.




Figure 5. MAX14644 Peripheral Reset Applications Diagram

## **USB Host Adapter Emulators**




Figure 6. MAX14641/MAX14642/MAX14643 Peripheral Reset Applications

#### **Table 6. Forced Charging Modes**

CHARGING MODE	DP PULLUP ( $k\Omega$ )	DP PULLDOWN ( $k\Omega$ )	DM PULLUP ( $k\Omega$ )	DM PULLDOWN ( $k\Omega$ )
FM	N/A	N/A	N/A	N/A
SS	30	10	30	10
AP1	75	49.9	43.2	49.9
AP2	43.2	49.9	75	49.9

#### **Forced Charger Modes**

The MAX14640–MAX14644/MAX14651 can be configured in different forced dedicated charging port (DCP) modes;  $V_{BUS}$  is enabled and DP and DM are either shorted (FM) or connected to resistor-dividers (all other modes). Table 6 summarizes the resistor-divider values in each forced mode.

#### Automatic Detection with Remote Wake-Up Support

The MAX14640–MAX14644/MAX14651 feature automatic detection charger mode (AM1/AM2) for dedicated

chargers and USB masters. In automatic detection charger mode, the device monitors the voltages on DM and DP with resistor-dividers connected to determine the type of device attached.

If a USB-compliant device is connected, DP and DM are shorted together to commence charging. Once the charging device is removed, the short between DP and DM is disconnected and the resistor-divider is applied. A pulldown resistor on the shorted DP/DM node ensures that a disconnect is detected.

## **USB Host Adapter Emulators**

#### USB Pass-Through Mode with CDP Emulation

The MAX14640–MAX14644/MAX14651 feature a pass-through mode with CDP emulation (CM). This is to support the higher charging current capability during the pass-through mode in normal USB operation (S0 state).

The peripheral device equipped with CDP detection capability can draw a charging current as defined in USB battery charger specification 1.2 when the charging host supports the CDP mode. This is a useful feature since most host USB transceivers do not have the CDP function. Table 7 summarizes the USB host power states.

#### **Table 7. USB Host Power States**

STATE	DESCRIPTION
S0	System On
S1	Power to the CPU(s) and RAM is Maintained. Devices that do not indicate that they must remain on, may be powered down.
S2	CPU is Powered Off
S3	Standby (Suspend to Ram)—System Memory Context is Maintained. All other system context is lost.
S4	Hibernate—Platform Context is Maintained
S5	Soft Off

## Register Map/Register Descriptions

REGISTER	ADDR	TYPE	POR	BIT7	ВІТ6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
DeviceID	0x00	R	0x10*		CHIPID[3	:0]		CHIPREV[3:0]			
Control1	0x01	R/W	0x87	FUO	FUO	FUO	FUO	FUO	FUO	FUO	FUO
Control2	0x02	R/W	0x50	LOW_PWR	FUO	FUO	FUO	FUO	FUO	DIS_CDP	FUO
Control3	0x03	R/W	0xE9	CEN_	_CNT[1:0]	(	CEN_DEL[2:0	2:0] MODE_SEL[2:0]		2:0]	
Control4	0x04	R/W	0x00	RFU	RFU	RFU	RFU	RFU	RFU	RFU	RFU
Control5	0x05	R/W	0x7B	INT_EN	USB_SW	[1:0]	CEN_OUT	CEN_POL	FUO	RWU_DFT	RWU_LS
INT	0x06	R	0x00	CDP_DEVi	BYPASS_CDPi	CDP_CNi	RFU	USB_XFRi	RWUi	CEN_TOG_STi	CEN_TOG_SPi
STATUS	0x07	R	0x00	CDP_DEVs	BYPASS_CDPs	CDP_CNs	RFU	USB_XFRs	RWUs	RFU	CEN_TOG_SPs
MASK	0x08	R/W	0x00	CDP_DEVm	BYPASS_CDPm	CDP_CNm	RFU	USB_XFRm	RWUm	CEN_TOG_STm	CEN_TOG_SPm

FUO = Factory Use Only. Do not change from POR values.

RFU = Reserved for Future Use. Do not change from POR values.

<sup>\*</sup>Applies to the MAX14640; the MAX14651 POR is 0x20.

## **USB Host Adapter Emulators**

## **DeviceID Register**

ADDRESS:		0x00								
MODE:		Read Only								
BIT	7	6	5	4	3	2	1	0		
NAME		CHIPID[3:0] CHIPREV[3:0]								
RESET	0	0	0	1	0	0	0	0		
CHIPID[3:0]	The CHIPID[3	he CHIPID[3:0] bits show information about the version of the MAX14640/MAX14651.								
CHIPREV[3:0]	The CHIPREV	[3:0] bits show	/ information al	oout the revision	on of the MAX1	4640/MAX146	51 silicon.			

## **Control1 Register**

ADDRESS:		0x01						
MODE:		Read/Write						
BIT	7	6	5	4	3	2	1	0
NAME	FUO	FUO	FUO	FUO	FUO	FUO	FUO	FUO
RESET	1	0	0	0	0	1	1	1
FUO	Factory Use 0	Only. Do not mo	odify from reset	t values.				

## **Control2 Register**

ADDRESS:		0x02							
MODE:		Read/Write							
BIT	7	6	5	4	3	2	1	0	
NAME	LOW_PWR	FUO	FUO	FUO	FUO	FUO	DIS_CDP	FUO	
RESET	0	1	0	1	0	0	0	0	
LOW_PWR		0/MAX14651 is			uitry other than	the I <sup>2</sup> C interfa	ce is disabled.		
DIS_CDP	Disable CDP Signal.  0 = CDP signaling enabled  1 = CDP signaling disabled								
FUO	Factory Use C	Only. Do not mo	odify from reset	t values.					

## **USB Host Adapter Emulators**

## **Control3 Register**

ADDRESS:		0x03						
MODE:		Read/Write						
BIT	7	6	5	4	3	2	1	0
NAME	CEN_C	NT[1:0]						
RESET	1	1	1	0	1	0	0	1
CEN_CNT[1:0]	00 = CEN dea 01 = CEN cyc 10 = CEN ass	asserted and ( cling disabled	CEN cycling d between CB_	lisabled transitions dur		automatic cyclir		
CEN_DEL[2:0]	CEN Pulse De 000 = 125ms 001 = 250ms 010 = 350ms 011 = 500ms 100 = 750ms 101 = 1.0s 110 = 1.5s 111 = 2s		now long V <sub>BU</sub>	S toggles last o	outside of AN	1 mode.		
MODE_SEL[2:0]	Operating Mo 000 = AM2 001 = PM 010 = FM 011 = CM 100 = AM1 101 = AP1 110 = AP2 111 = SS	ode Control.						

#### **Control4 Register**

ADDRESS:		0x04						
MODE:		Read/Write						
BIT	7	6	5	4	3	2	1	0
NAME	RFU	RFU	RFU	RFU	RFU	RFU	RFU	RFU
RESET	0	0	0	0	0	0	0	0
RFU	Reserved for	Future Use						

## **USB Host Adapter Emulators**

## **Control5 Register**

ADDRESS:		0x05									
MODE:		Read/Write									
BIT	7	6	5	4	3	2	1	0			
NAME	INT_EN	USB_S	SW[1:0]	CEN_OUT	CEN_POL	FUO	RWU_DFT	RWU_LS			
RESET	0	0 1 1 1 1 0 1 1									
INT_EN	Interrupt Enak 0 = Interrupt of 1 = Interrupt of	disabled									
USB_SW[1:0]	output are dis 00 = DP/DM i 01 = DP/DM o 10 = DP/DM o	ISB DPDT Switch Control. When the USB switch is forced open (00) or closed (01), the state machine and CEN utput are disabled.  0 = DP/DM in high-Z  1 = DP/DM connected to TDP/TDM  0 = DP/DM controlled by CDP/DCP/AM circuitry  1 = DP/DM controlled by CDP/DCP/AM circuitry									
CEN_OUT	$0 = \overline{INT}$ outpu	ction Select. C It is used as ir It is used as C	terrupt	ction of the INT	pin.						
CEN_POL	0 = CEN/INT	output is activ	ntrols the pola e-low CEN/INT e-high CEN/IN		INT output.						
FUO	Factory Use 0	Only. Do not m	odify from rese	et value.							
RWU_DFT	Remote Wake-Up Default.  0 = Remote wake-up is off  1 = Remote wake-up is on										
RWU_LS	Remote Wake-Up for Low-Speed Only Select.  0 = Remote wake-up for both FS/HS and LS USB devices  1 = Remote wake-up for only LS devices										

## **USB Host Adapter Emulators**

## Interrupt (INT) Register

ADDRESS:		0x06												
MODE:		Read Only												
BIT	7	6	5	4	3	2	1	0						
NAME	CDP_DEVi	BYPASS_CDPi	CDP_CNi	RFU	USB_XFRi									
RESET	0	0	0	0	0	0	0	0						
CDP_DEVi		rocedure in CM upt		DEVi is set v	when a CDP de	evice is de	tected following tl	ne CDP						
BYPASS_CDPi	Bypass CDP 0 = No interr 1 = Interrupt	upt	nterrupt. BYP.	ASS_CDPi	s set when the	CDP hand	dshake procedure	e is bypassed.						
CDP_CNi	CDP Connection  0 = No interrupt  1 = Interrupt	upt	. CDP_CNi is	set whenev	rer a CDP conr	nection che	eck is in progress							
RFU	Reserved for	Future Use												
USB_XFRi	USB Session connected to 0 = No interr 1 = Interrupt	TDP/TDM. upt	KFRi is set who	en there is	USB data dete	cted in CM	I mode and DP/D	M are						
RWUi	Remote Wake 0 = No interred 1 = Interrupt	upt	rupt. RWUi is	set whenev	ver a remote w	ake-up is p	erformed in AM r	node.						
CEN_TOG_STi	CEN Toggle disabled.  0 = No interrupt	upt	errupt. CEN_T	OG_STi is s	et at the start of	of a V <sub>BUS</sub> t	oggle, when V <sub>BU</sub>	<sub>S</sub> is first						
CEN_TOG_SPi	CEN Toggle disabled. 0 = No interrol 1 = Interrupt	upt	errupt. CEN_T	OG_SPi is s	eet at the end o	of a V <sub>BUS</sub> to	oggle, when V <sub>BU</sub> (	s is no longer						

## **USB Host Adapter Emulators**

## **STATUS Register**

ADDRESS:		0x07							
MODE:		Read Only							
BIT	7	6	5	4	3	2	1	0	
NAME	CDP_DEVs	BYPASS_CDPs	CDP_CNs	RFU	USB_XFRs	RWUs	RFU	CEN_TOG_SPs	
RESET	0	0	0	0	0	0	0	0	
CDP_DEVs	procedure in	Detect Status. CE CM mode and cl ice not detected ice detected				tected follow	ring the CDF	P handshake	
BYPASS_CDPs	0 = CDP sigr	Running Status. In aling used haling bypassed	BYPASS_CDP	s is set wher	n the CDP hand	dshake proc	edure is byp	passed.	
CDP_CNs	0 = No CDP	t Status. CDP_CN connection check nection check in	in progress	a CDP conn	ection attempt	is in progres	SS.		
RFU	Reserved for	Future Use							
USB_XFRs	to TDP/TDM. 0 = No USB s	USB Session Status. USB_XFRs is set while there is USB data detected in CM mode and DP/DM are connected to TDP/TDM.  0 = No USB session in progress  1 = USB session in progress							
RWUs	Remote Wake-Up Status. RWUs is set while a remote wake-up is in progress in AM mode.  0 = Not waiting for RWU  1 = Waiting for RWU								
CEN_TOG_SPs	CEN Toggle Status. CEN_TOGs is cleared at the start of a $V_{BUS}$ toggle and set at the end of the $V_{BUS}$ toggle. $0 = V_{BUS}$ toggle in progress $1 = V_{BUS}$ toggle not in progress								

## **USB Host Adapter Emulators**

## **MASK Register**

ADDRESS:		0x08										
MODE:		Read/Write										
BIT	7	6	5	4	3	2	1	0				
NAME	CDP_DEVm	BYPASS_CDPm	CDP_CNm	RFU	USB_XFRm	RWUm	CEN_TOG_STm	CEN_TOG_SPm				
RESET	0	0 0 0 0 0 0 0										
CDP_DEVm	CDP Device CDP_DEVs is 0 = Masked 1 = Not mask	s set to 1.	rrupt Mask. P	revents	an interrupt fro	om being (	generated in CDP	_DEVi when				
BYPASS_CDPm		S_CDPs is set to		. Prevent	ts an interrupt	from bein	g generated in BY	PASS_CDPi				
CDP_CNm	CDP Connectis set to 1.  0 = Masked  1 = Not mask	·	Mask. Preven	ts an inte	errupt from be	ing genera	ated in CDP_CNi v	vhen CDP_CNs				
RFU	Reserved for	Future Use										
USB_XFRm	USB Session to 1. 0 = Masked 1 = Not mask	·	revents an int	terrupt fr	om being gen	erated in I	JSB_XFRi when U	SB_XFRs is set				
RWUm	Remote Wakeset to 1.  0 = Masked 1 = Not mask		upt Mask. Pre	events ar	n interrupt from	n being ge	enerated in RWUi v	when RWUs is				
CEN_TOG_STm		Ts is set to 1.	rupt Mask. Pr	revents a	n interrupt fro	m being g	enerated in CEN_	TOG_STi when				
CEN_TOG_SPm		Ps is set to 1.	rupt Mask. Pr	events a	n interrupt fro	m being g	enerated in CEN_	TOG_SPi when				

## **USB Host Adapter Emulators**

## **Applications Information**

#### I<sup>2</sup>C Interface

The MAX14640/MAX14651 contain an I<sup>2</sup>C-compatible interface for data communication with a host controller (SCL and SDA). The interface supports a clock frequency of up to 400kHz. SCL and SDA require pullup resistors that are connected to a positive supply.

#### START, STOP, and Repeated START Conditions

When writing to the MAX14640/MAX14651 using I<sup>2</sup>C, the master sends a START condition (S) followed by the MAX14640/MAX14651 I<sup>2</sup>C address. After the address, the master sends the register address of the register that is to be programmed. The master then ends communication by issuing a STOP condition (P) to relinquish control of the bus, or a Repeated START condition (Sr) to communicate to another I<sup>2</sup>C slave. See Figure 7.

#### Slave Address

The MAX14640 and MAX14651 are the I<sup>2</sup>C versions that have different slave addresses (<u>Table 8</u>). Set the read/write bit high to configure the MAX14640/MAX14651 to read mode. Set the read/write bit low to configure the MAX14640/MAX14651 to write mode. The address is the first byte of information sent to the MAX14640/MAX14651 after the START condition.

#### Bit Transfer

One data bit is transferred on the rising edge of each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high and stable are considered control signals (see the *START, STOP, and Repeated START Conditions* section). Both SDA and SCL remain high when the bus is not active.




Figure 7. I<sup>2</sup>C START, STOP, and Repeated START Conditions

#### Table 8. I<sup>2</sup>C Slave Addresses

ADDDESS FORMAT		MAX14640	MAX14651		
ADDRESS FORMAT	HEX	BINARY	HEX	BINARY	
7-Bit Slave ID	0x35	011 0101	0x15	001 0101	
Write Address	0x6A	0110 1010	0x2A	0010 1010	
Read Address	0x6B	0110 1011	0x2B	0010 1011	

## **USB Host Adapter Emulators**

#### Single-Byte Write

In this operation, the master sends an address and two data bytes to the slave device (Figure 8). The following procedure describes the single-byte write operation:

- 1) The master sends a START condition.
- 2) The master sends the 7-bit slave address plus a write bit (low).
- 3) The addressed slave asserts an ACK on the data line.
- 4) The master sends the 8-bit register address.
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not).
- 6) The master sends eight data bits.
- 7) The slave asserts an ACK on the data line.
- 8) The master generates a STOP condition.

#### Burst Write

In this operation, the master sends an address and multiple data bytes to the slave device (Figure 9). The slave

device automatically increments the register address after each data byte is sent, unless the register being accessed is 0x00, in which case the register address remains the same. The following procedure describes the burst write operation:

- 1) The master sends a START condition.
- The master sends the 7-bit slave address plus a write bit (low).
- 3) The addressed slave asserts an ACK on the data line.
- 4) The master sends the 8-bit register address.
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not).
- 6) The master sends eight data bits.
- 7) The slave asserts an ACK on the data line.
- 8) Repeat 6 and 7 (N 1) times.
- 9) The master generates a STOP condition.




Figure 8. Write Byte Sequence




Figure 9. Burst Write Sequence

## **USB Host Adapter Emulators**

#### Single-Byte Read

In this operation, the master sends an address plus two data bytes and receives one data byte from the slave device (Figure 10). The following procedure describes the single-byte read operation:

- 1) The master sends a START condition.
- The master sends the 7-bit slave address plus a write bit (low).
- 3) The addressed slave asserts an ACK on the data line.
- 4) The master sends the 8-bit register address.

- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not).
- 6) The master sends a Repeated START condition.
- 7) The master sends the 7-bit slave address plus a read bit (high).
- The addressed slave asserts an ACK on the data line.
- 9) The slave sends eight data bits.
- 10) The master asserts a NACK on the data line.
- 11) The master generates a STOP condition.




Figure 10. Read Byte Sequence

## **USB Host Adapter Emulators**

#### **Burst Read**

In this operation, the master sends an address plus two data bytes and receives multiple data bytes from the slave device (Figure 11). The following procedure describes the burst byte read operation:

- 1) The master sends a START condition.
- The master sends the 7-bit slave address plus a write bit (low).
- 3) The addressed slave asserts an ACK on the data line.
- 4) The master sends the 8-bit register address.
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not).

- 6) The master sends a Repeated START condition.
- 7) The master sends the 7-bit slave address plus a read bit (high).
- 8) The slave asserts an ACK on the data line.
- 9) The slave sends eight data bits.
- 10) The master asserts an ACK on the data line.
- 11) Repeat 9 and 10 (N 2) times.
- 12) The slave sends the last eight data bits.
- 13) The master asserts a NACK on the data line.
- 14) The master generates a STOP condition.




Figure 11. Burst Read Sequence

## **USB Host Adapter Emulators**




Figure 12. Acknowledge




Figure 13. Human Body ESD Test Model




Figure 14. Human Body Current Waveform

#### Acknowledge Bits

Data transfers are acknowledged with an acknowledge bit (ACK) or a not-acknowledge bit (NACK). Both the master and the MAX14640/MAX14651 generate ACK bits. To generate an ACK, pull SDA low before the rising edge of the ninth clock pulse, and hold it low during the high period of the ninth clock pulse (see Figure 12). To generate a NACK, leave SDA high before the rising edge of the ninth clock pulse, and leave it high for the duration of the ninth clock pulse. Monitoring for NACK bits allows for detection of unsuccessful data transfers.

## **High-ESD Protection**

Electrostatic Discharge (ESD)-protection structures are incorporated on all pins to protect against electrostatic discharges up to ±2kV Human Body Model (HBM) encountered during handling and assembly. DP and DM are further protected against ESD up to ±15kV (HBM) without damage. The ESD structures withstand high ESD both in normal operation and when the device is powered down. After an ESD event, the MAX14640–MAX14644/MAX14651 continue to function without latchup.

#### **ESD Test Conditions**


ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

The MAX14640-MAX14644/MAX14651 require a 1 $\mu F$  capacitor on both  $V_{CC}$  to GND to guarantee full ESD protection.

#### **Human Body Model**

Figure 13 shows the Human Body Model. Figure 14 shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest that is then discharged into the device through a  $1.5 \mathrm{k}\Omega$  resistor.

## **Typical Operating Circuit**



## **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE	
MAX14640ETA+T	-40°C to +85°C	8 TDFN-EP*	
MAX14641ETA+T	-40°C to +85°C	8 TDFN-EP*	
MAX14642ETA+T	-40°C to +85°C	8 TDFN-EP*	
MAX14643ETA+T	-40°C to +85°C	8 TDFN-EP*	
<b>MAX14644</b> ETA+T	-40°C to +85°C	8 TDFN-EP*	
<b>MAX14651</b> ETA+T	-40°C to +85°C	8 TDFN-EP*	

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

## **Chip Information**

PROCESS: BiCMOS

## **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="https://www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
8 TDFN	T822+2	21-0168	<u>90-0065</u>

<sup>\*</sup>EP = Exposed pad.

T = Tape and reel.

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	9/12	Initial release	_
1	4/13	Updated <i>Electrical Characteristics</i> table, updated Figure 4, removed TOCS 11 and 12, updated <i>Pin Description</i> and <i>Register Map/Register Descriptions</i> .	3, 7, 9, 10, 16



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.