

MAX14589E/MAX14594E

High-Density, $\pm 5V$ Capable DPDT Analog Switches

General Description

The MAX14589E/MAX14594E high-density, double-pole/double-throw (DPDT) analog switches feature Beyond-the-Rails™ capability that allows signals from -5.5V to +5.5V to pass without distortion even when the power supply is below the signal range. The low R_{ON} resistance (0.2 Ω) makes the devices ideal for low-distortion switching, such as audio.

The MAX14594E has internal shunt switches that discharge the audio amplifier AC-coupling capacitance at the normally open (NO1 and NO2) terminals. This feature reduces click-and-pop sounds that occur when switching audio signals between precharged points.

The switches are fully specified to operate from a single +1.6V to +5.5V power supply. Because of the low supply current requirement, V_{CCEN} can be provided by a GPIO. When the power is not applied, switches go to a high-impedance mode and all analog signal ports can withstand signals from -5.5V to +5.5V. The devices control the switches with a control bit, CB.

The MAX14589E/MAX14594E are available in a 1.2mm x 1.2mm, 0.4mm pitch, 9-bump wafer-level package (WLP), and operate over the -40°C to +85°C extended temperature range.

Applications

Smartphones
Tablets
Portable Audio/Video Equipment
Portable Navigation Devices

Benefits and Features

- ◆ **Distortion-Free Beyond-the-Rails Signaling**
 - ◇ **Negative Audio and Video Signal Capable**
 - ◇ **-5.5V to +5.5V Analog Signal Range Independent from V_{CCEN}**
 - ◇ **On-Resistance 0.2 Ω (typ)**
 - ◇ **+1.6V to +5.5V Single-Supply Range**
 - ◇ **Click-and-Pop Suppression**
- ◆ **Smooth Switch Transition**
 - ◇ **Break-Before-Make Operation**
- ◆ **Low Supply Current 30 μ A (typ) at 1.6V**
 - ◇ **Can be Powered by a GPIO**
 - ◇ **High-Impedance Mode When V_{CCEN} Not Applied**
- ◆ **ESD Protection on COM₁**
 - ◇ **± 15 kV Human Body Model**
 - ◇ **± 10 kV IEC 61000-4-2 Air Gap**
 - ◇ **± 8 kV IEC 61000-4-2 Contact**
- ◆ **ESD Protection on NC₁ and NO₁**
 - ◇ **± 15 kV Human Body Model**
- ◆ **Small Board Space**
 - ◇ **9-Bump WLP (1.2mm x 1.2mm) Package**
- ◆ **-40°C to +85°C Operating Temperature Range**

Ordering Information/Selector Guide appears at end of data sheet.

For related parts and recommended products to use with this part, refer to www.maximintegrated.com/MAX14589E.related.


Beyond-the-Rails is a trademark of Maxim Integrated Products, Inc.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

MAX14589E/MAX14594E

High-Density, $\pm 5V$ Capable DPDT Analog Switches

Typical Application Circuits/Functional Diagrams



MAX14589E/MAX14594E

High-Density, ±5V Capable DPDT Analog Switches

ABSOLUTE MAXIMUM RATINGS

(All Voltages Referenced to GND.)

V _{CCEN} , CB	-0.3V to +6V
NC ₋ , NO ₋ , COM ₋	-6V to +6V
Continuous Current NC ₋ , NO ₋ , COM ₋	±500mA
Peak Current NC ₋ , NO ₋ , COM ₋ (50% duty cycle)	±850mA

Continuous Power Dissipation (T_A = +70°C)

WLP (derate 12mW/°C above +70°C)	963.8mW
Operating Temperature Range	-40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 1)

WLP

Junction-to-Ambient Thermal Resistance (θ_{JA})83°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

ELECTRICAL CHARACTERISTICS

(V_{CCEN} = +1.6V to +5.5V, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V_{CCEN} = +2.5V and T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
Power-Supply Range	V _{CCEN}		1.6		5.5	V
PSRR		R _{COM-} = 32Ω, f = 20kHz		80		dB
V _{CCEN} Supply Current	I _{CC}	V _{CCEN} = +1.60V, V _{CB} = 0V or V _{CCEN}		30	50	μA
		V _{CCEN} = +4.2V, V _{CB} = 0V or V _{CCEN}		35	60	
ANALOG SWITCH						
Analog Signal Range (Note 3)	V _{NC-} , V _{NO-} , V _{COM-}	V _{CCEN} > 1.6V	-5.5		+5.5	V
		V _{CCEN} < 1.6V, R _S = 50Ω	-5.5		+5.5	
On-Resistance	R _{ON}	V _{COM-} = 0V, I _{COM-} = 100mA (Note 4)	V _{CCEN} = 2.5V	0.2	0.38	Ω
			V _{CCEN} = 1.8V	0.25	0.43	
On-Resistance Match Between Channels	ΔR _{ON(NC)}	V _{CCEN} = 2.5V, V _{NC-} = 0V, I _{COM-} = 100mA, between same NC ₋ and NO ₋ channel (Note 5)		0.005	0.05	Ω
On-Resistance Flatness	R _{FLAT(ON)}	V _{CCEN} = 2.5V, I _{COM-} = 100mA, V _{COM-} = -5.5V to +5.5V (Notes 6, 7)		0.001	0.01	Ω
Shunt Switch Resistance	R _{SHUNT}	I _{COM-} = 1mA, MAX14594E		500	1000	Ω
NC ₋ or NO ₋ Off-Leakage Current	I _{NC-(OFF)} , I _{NO-(OFF)}	V _{CCEN} = 2.5V; open switch; V _{NO-} or V _{NC-} = -5.5V, +5.5V; V _{COM-} = +5.5V, -5.5V, unconnected	-400		+400	nA
		V _{CCEN} = 0V; V _{NO-} or V _{NC-} = 0V, +5.5V; V _{COM-} = +5.5V, 0V, unconnected	-400		+400	
COM ₋ Off-Leakage Current	I _{COM-(OFF)}	V _{CCEN} = 0V; V _{COM-} = +5.5V, 0V; V _{NO-} or V _{NC-} = 0V, +5.5V, unconnected	-400		+400	nA

MAX14589E/MAX14594E

High-Density, ±5V Capable DPDT Analog Switches

ELECTRICAL CHARACTERISTICS (continued)

($V_{CC} = +1.6V$ to $+5.5V$, $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise noted. Typical values are at $V_{CC} = +2.5V$ and $T_A = +25^\circ C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
COM_ On-Leakage Current	$I_{COM_}(ON)$	$V_{CCEN} = 2.5V$; switch closed; $V_{COM_} = +5.5V, -5.5V$; $V_{NO_}$ or $V_{NC_} = +5.5V, -5.5V$, unconnected	-400		+400	nA
DYNAMIC TIMING						
Turn-On Time	t_{ON}	$V_{NO_}$ or $V_{NC_} = 0V$, $R_L = 50\Omega$, Figure 1a (Note 6)		5	10	ms
Turn-Off Time	t_{OFF}	$V_{NO_}$ or $V_{NC_} = 0V$, $R_L = 50\Omega$, Figure 1a (Note 6)		1	2.25	ms
Break-Before-Make Time	t_{BBM}	$R_L = 50\Omega$, $V_{CCEN} = 3.3V$, time for both $NC_/NO_$ switches are open during transition, Figure 1b (Note 6)	0	5	10	ms
AUDIO PERFORMANCE						
Total Harmonic Distortion Plus Noise	THD+N	$f = 20Hz$ to $20kHz$, $V_{COM_} = 0.5V_{P-P}$, $R_S = R_L = 50\Omega$, DC bias = $0V$		0.001		%
Off-Isolation	V_{ISO}	$R_S = R_L = 50\Omega$, $V_{COM_} = 0.5V_{P-P}$, $f = 100kHz$, $V_{CCEN} = 0V$, DC bias = $0.25V$, Figure 2		-60		dB
Crosstalk	V_{CT}	$R_S = R_L = 50\Omega$, $V_{COM_} = 0.5V_{P-P}$, $f = 100kHz$, Figure 2 (Note 8)		-80		dB
-3dB Bandwidth (Note 9)	BW	$R_S = R_L = 50\Omega$, $V_{NO_}/NC_$, $V_{COM_} < 2V_{P-P}$		200		MHz
NC_ or NO_ Off-Capacitance	$C_{NC_}(OFF)$ $C_{NO_}(OFF)$	$V_{NC_}/NO_ = 0.5V_{P-P}$, $f = 1MHz$		25		pF
COM_ On-Capacitance	$C_{COM_}(ON)$	$V_{NC_}/NO_ = 0.5V_{P-P}$, $f = 1MHz$		50		pF
DIGITAL I/O (CB)						
Input Logic-High Voltage	V_{IH}		1.4			V
Input Logic-Low Voltage	V_{IL}				0.4	V
Input Leakage Current	I_{IN}	$V_{CB} = 0V$ or V_{CCEN}	-1		+1	μA
ESD PROTECTION						
COM1, COM2		Human Body Model		±15		kV
		IEC 61000-4-2 Air-Gap Discharge		±10		
		IEC 61000-4-2 Contact Discharge		±8		
NO_, NC_		Human Body Model		±15		kV
All Other Pins		Human Body Model		±2		kV

Note 2: All specifications are 100% production tested at $T_A = +25^\circ C$, unless otherwise noted. Specifications are over $-40^\circ C$ to $+85^\circ C$ and are guaranteed by design.

Note 3: Full analog voltage range supported for signal frequencies less than 50kHz applied to all signal pins.

Note 4: The same limits apply for $V_{COM_} = -5.5V$ to $+5.5V$ and are guaranteed by design.

Note 5: $\Delta R_{ON(MAX)} = |R_{ON(CH1)} - R_{ON(CH2)}|$.

Note 6: Guaranteed by design; not production tested.

Note 7: Flatness is defined as the difference between the maximum and minimum value of on-resistance, as measured over specified analog signal ranges.

Note 8: Between two switches.

Note 9: Full bandwidth supported for signal amplitudes less than 2V peak to peak applied to all signal pins.

MAX14589E/MAX14594E

High-Density, ±5V Capable DPDT Analog Switches

Timing Diagrams




Figure 1a. Switching Time




Figure 1b. Break-Before-Make Interval





Figure 2. On-Loss, Off-Isolation, and Crosstalk

MAX14589E/MAX14594E

High-Density, $\pm 5V$ Capable DPDT Analog Switches

Typical Operating Characteristics

($V_{CCEN} = +2.5V$, $T_A = +25^\circ C$, unless otherwise noted.)




MAX14589E/MAX14594E

High-Density, $\pm 5V$ Capable DPDT Analog Switches

Typical Operating Characteristics (continued)

($V_{CCEN} = +2.5V$, $T_A = +25^\circ C$, unless otherwise noted.)




***Note:** Signals with frequencies greater than 50kHz are supported for amplitudes up to $2V_{p-p}$. Full analog voltage range supported for signal frequencies less than 50kHz applied to any signal pin.

MAX14589E/MAX14594E

High-Density, $\pm 5V$ Capable DPDT Analog Switches

Bump Configuration



Bump Description

BUMP	NAME	FUNCTION
A1	NC1	Normally Closed Terminal for Switch 1
A2	CB	Digital Control Input. Drive CB low to connect COM_ to NC_. Drive CB high to connect COM_ to NO_.
A3	NC2	Normally Closed Terminal for Switch 2
B1	COM1	Common Terminal for Switch 1
B2	GND	Ground
B3	COM2	Common Terminal for Switch 2
C1	NO1	Normally Open Terminal for Switch 1
C2	VCCEN	Positive Supply Voltage Input. Bypass VCCEN to GND with a 0.1 μ F capacitor as close as possible to the device.
C3	NO2	Normally Open Terminal for Switch 2

MAX14589E/MAX14594E

High-Density, $\pm 5V$ Capable DPDT Analog Switches

Detailed Description

The MAX14589E/MAX14594E are low on-resistance and high ESD-protected DPDT switches that operate from a +1.6V to +5.5V supply and are designed to multiplex AC-coupled analog signals. These switches feature the low on-resistance (R_{ON}) necessary for high-performance switching applications. The Beyond-the-Rails signal capability of the analog channel allows signals below ground and above V_{CCEN} to pass through without distortion.

Analog Signal Levels

The devices are bidirectional, allowing NO_+ , NC_+ , and COM_+ to be configured as either inputs or outputs. The topology of the internal switches allows the signal to drop below ground without the need of an external negative voltage supply. **Note:** The devices can withstand analog signal levels of -5.5V to +5.5V when the device is not powered.

Digital Control Input

The devices provide a single-bit control logic input, CB. CB controls the switch position, as shown in the [Typical Application Circuits/Functional Diagrams](#).

Click-and-Pop Suppression (MAX14594E Only)

The 500Ω shunt resistors automatically discharge any capacitance at both NO_+ terminals when they are not connected to COM_+ . This reduces audio click-and-pop




Figure 3. Human Body ESD Test Model

sounds that might occur when switching between capacitively coupled audio sources.

The shunt resistors are controlled by CB. When CB is low, NC_+ is connected to COM_+ and NO_+ is connected to the shunt resistors. When CB is high, NO_+ is connected to COM_+ and the shunt resistors are unconnected.

Applications Information

Extended ESD Protection

ESD-protection structures are incorporated on all pins to protect against electrostatic discharges up to $\pm 2kV$ (HBM) encountered during handling and assembly. $COM1$ and $COM2$ are further protected against ESD up to $\pm 15kV$ (HBM), $\pm 10kV$ (Air-Gap Discharge), and $\pm 8kV$ (Contact Discharge) without damage. NO_+ and NC_+ are further protected against ESD up to $\pm 15kV$ (HBM) without damage. The ESD structures withstand high ESD both in normal operation and when the device is powered down. After an ESD event, the devices continue to function without latchup.

ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test methodology and test results.

Human Body Model

Figure 3 shows the Human Body Model. Figure 4 shows the current waveform it generates when discharged into a low impedance. This model consists of a $100pF$ capacitor charged to the ESD voltage of interest that is then discharged into the device through a $1.5k\Omega$ resistor.

IEC 61000-4-2

The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment. It does not specifically refer to integrated circuits. The major difference between tests done using the HBM and IEC 61000-4-2 is higher peak current in IEC 61000-4-2, because series resistance is lower in the IEC 61000-4-2 model. Hence, the ESD withstand voltage measured to IEC 61000-4-2 is generally lower than that measured using the HBM. Figure 4 shows the IEC 61000-4-2 model and Figure 5 shows the current waveform for the $\pm 8kV$, IEC 61000-4-2, Level 4, ESD Contact-Discharge Method.

MAX14589E/MAX14594E

High-Density, $\pm 5V$ Capable DPDT Analog Switches




Figure 4. IEC 61000-4-2 ESD Test Model




Figure 5. IEC 61000-4-2 ESD Generator Current Waveform

Chip Information

PROCESS: BiCMOS

Ordering Information/ Selector Guide

PART	PIN-PACKAGE	TOP MARK	SHUNT RESISTOR
MAX14589EWL+T	9 WLP	AJA	No
MAX14594EWL+T	9 WLP	AJB	Yes

Note: All devices are specified over the $-40^{\circ}C$ to $+85^{\circ}C$ temperature range.

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
9 WLP	W91B1+7	21-0459	Refer to Application Note 1891

MAX14589E/MAX14594E

High-Density, $\pm 5V$ Capable DPDT Analog Switches

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	6/12	Initial release	—
1	1/13	Updated <i>Electrical Characteristics</i> table, added note to TOCs	4, 7



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the *Electrical Characteristics* table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000

11