

M87C257

LATCHED 256K (32Kx8) CMOS UV EPROM - OTP ROM

- INTEGRATED ADDRESS LATCH.
- VERY FAST ACCESS TIME : 100 ns.
- COMPATIBLE TO HIGH SPEED MICROPRO-CESSORS ZERO WAIT STATE.
- LOW POWER "CMOS" CONSUMPTION : - Active Current 30mA - Standby Current 200µA
- PROGRAMMING VOLTAGE 12.75V.
- ELECTRONIC SIGNATURE FOR AUTO-MATED PROGRAMMING.
- PROGRAMMING TIME OF AROUND 3 SEC-ONDS (PRESTO II ALGORITHM).

DESCRIPTION

The M87C257 is a high speed 262,144 bit UV erasable and electrically reprogrammable EPROM. The M87C257 incorporates latches on all addresses input to minimize chip count, reduce cost, and simplify the design of multiplexed bus systems.

The M87C257 is housed in a 28-pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure.

In order to meet production requirements (cost effective solution or SMD), this product is also offered in a plastic package, either Plastic DIL or PLCC, for One Time Programming only.

PIN FUNCTIONS

A0-A14	ADDRESS INPUTS
00-07	DATA INPUT/OUTPUT
OE	OUTPUT ENABLE
CE	CHIP ENABLE
ALE/VPP	ADDRESS LATCH ENABLE/VPP
NC	NON CONNECTED
Vcc	+ 5V POWER SUPLY
GND	GROUND
DU	DON'T USE






Figure 1 : Pin Connection



August 1990

Figure 2 : Block Diagram



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
VI	Input or Output voltage with respect to ground	-0.6 to +7.0	V
VPP	Supply voltage with respect to ground	-0.6 to +14.0	V
VA9	Voltage on A9 with respect to ground	-0.6 to +13.5	V
Vcc	Supply voltage with respect to ground	-0.6 to +7.0	V
Tbias	Temperature range under bias	-50 to +125	°C
Tstg	Storage temperature range	-65 to +150	°C

NOTE : Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING MODES

MODE		PINS							
MODE	CE	OE	A9	ALE/V _{PP}	OUTPUT				
READ (LATCHED ADDRESS)	L	L	Х	L	D _{OUT}				
READ (CURRENT ADDRESS)	L	L	X	н	D _{OUT}				
OUTPUT DISABLE	L	н	X	Х	HIGH Z				
STANDBY	н	X	X	x	HIGH Z				
HIGH SPEED PROGRAMMING	L	н	X	Vpp	DIN				
PROGRAM VERIFY	н	L	X	VPP	Dout				
PROGRAM INHIBIT	н	н	X	VPP	HIGH Z				
ELECTRONIC SIGNATURE	L	L	V _H	X	CODE				

NOTE : X Don't care ; $V_H = 12V \pm 0.5V$; H = High ; L = Low



DC AND AC CONDITIONS

SELECTION CODE	F1	F6	F7	F3
Operating Temperature Range	0 to 70°C	-40 to 85°C	-40 to 105°C	-40 to 125°C
SELECTION CODE (Example for 0°C to 70°C Oper. Temp. Range)	10XF1, 12XF1, 15XF1, 20XF1		10F1, 12F1,	15F1, 20F1
Vcc Power Supply (1)	5V ± 5%		5V ±	10%

NOTE : "F" stands for ceramic package. Plastic packaged device code features B, M or C (see ordering information).

DC AND OPERATING CHARACTERISTICS (F1 AND F6 DEVICES)

Symbol	Parameter	Test Condition	Val	Unit	
Symbol	Falanielei			Max	Onit
	Input Leakage Current	$V_{IN} = 0V \text{ to } V_{CC}$	-10	10	μA
ILO	Output Leakage Current	V _{OUT} = 0V to V _{CC}	-10	10	μA
Icc1	V _{CC} Active Current	$\overline{CE} = \overline{OE} = V_{IL}$ IOUT= 0 mA (F = 5MHz)		30	mA
ICC2	Vcc Standby Current - TTL	CE = VIH - Stable Inputs		1	mA
I _{CC3} ⁽⁴⁾	V _{CC} Standby Current - CMOS	CE > V _{CC} - 0.2V - Stable Inputs		200	μA
IPP1	VPP Read Current	VPP = V _{CC}		10	μA
VIL	Input Low Voltage		-0.3	+0.8	V
Viн	Input High Voltage		2.0	Vcc+1.0	V
Vol	Output Low Voltage	l _{OL} = 2.1 mA		0.4	V
Voh	Output High Voltage	I _{OH} = -1.0 mA	V _{CC} - 0.8		V

AC CHARACTERISTICS

		T 4				87C	257				
Symbol	Parameter	Test condition	-10		-12		-15		-20		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	1
tacc	Address Output Delay	CE= OE=VIL		100		120		150		200	ns
tCE	CE to Output Delay	OE=VIL		100		120		150		200	ns
tOE	OE to Output Delay	CE=VIL		40		50		60		70	ns
t _{DF} (2)	OE High to Output Float	CE=VIL	0	30	0	40	0	40	0	40	ns
tон	Output Hold from Address, CE or OE Whichever occured first	CE= OE=VIL	0		0		0		0		ns
tLL	Latch deselect Width		35		35		35		50		ns
tAL	Add to latch setup		7		7		7		15		ns
tLA	Add Hold from latch		20		20		20		30		ns
t LOE	ALE to Output Enable		20		20		20		30		ns

CAPACITANCE⁽³⁾

 $T_{AMB} = 25^{\circ}C, f = 1 MHz$

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
CIN	Input Capacitance	V _{IN} = 0V		4	6	pF
Соит	Output Capacitance	V _{OUT} = 0V		8	12	pF

NOTES: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

 This parameter is only sampled and not 100 % tested. Output Float is defined as the point where data is no longer driven (see timing diagram).

ger driven (see timing diagram). 3. This parameter is only sampled and not 100 % tested.

4. From Date Code 9040.




M87C257

AC TEST CONDITIONS

Input Rise and Fall Times	:	≤ 20ns
Input Pulse Levels	: 0.	45 to 2.4V


AC TEST CONDITIONS

Figure 3 : AC Testing Input/Output Waveform




Timing Measurement Reference Levels : Inputs 0.8 and 2V - Outputs 0.8 and 2V









NOTES : 1. Typical values are for Tamb = 25°C and nominal supply voltage.

2. This parameter is only sampled and not 100 % tested.

OE may be delayed up to t_{ACC} - to_E after the falling edge CE without impact on t_{ACC}.
t_{DF} is specified from OE or CE whichever occurs first.



READ OPERATION

DEVICE OPERATION

The modes of operation of the M87C257 are listed in the Operating Modes table. A single 5V power supply is required in the read mode. All inputs are TTL levels except for 12V on A9 for Electronic Signature.

READ MODE

The M87C257 has two control functions both of which must be logically active in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable (ALE=V_{IH}) or latched (ALE=V_{IL}), the address access time (tacc) is equal to the delay from \overline{CE} to output (tcE). Data is available at the outputs after delay of toE from the falling edge of \overline{OE} , assuming that \overline{CE} has been low and the addresses have been stable for at least tACC-tOE.

The M87C257 reduces the hardware interface in multiplexed address-data bus systems. Figure 6 shows a low power, small board space, minimal chip M87C257/microcontroller design. The processors multiplexed bus (AD0-7) is tied to the M87C257's address and data pins. No separate address latch is needed because the M87C257 latches all address inputs when ALE is low.

STANDBY MODE

The M87C257 has a standby mode which reduces the active current from 30mA to 0.2mA (from date code 9040). The M87C257 is placed in the standby mode by applying a CMOS high signal to the CE input. When in the standby mode, the outputs are in a high impedance state, independent of the \overline{OE} input.

TWO LINE OUTPUT CONTROL

Because EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows :

a) the lowest possible memory power dissipation,

b) complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines, CE should be decoded and used as the primary device selecting function, while \overrightarrow{OE} should be made a common connection to all de-

vices in the array and connected to the READ line from the system control bus.

This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

SYSTEM CONSIDERATIONS

The power switching characteristics of CMOS-E4 EPROMs require careful decoupling of the devices. The supply current, Icc. has three seqments that are of interest to the system designer : the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of CE. The magnitude of this transient current peaks is dependent on the capacitive and inductive loading of the device output. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a 1µF ceramic capacitor be used on every device between Vcc and GND. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7µF bulk electrolytic capacitor should be used between Vcc and GND for every eight devices. The bulk capacitor should be located near the power supply connection point.

The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.




Figure 6 : M87C257 / ST9 Microcontroller system lay out



M87C257

PROGRAMMING

Caution : exceeding 14V on V_{PP} pin will permanently damage the M87C257.

When delivered, (and after each erasure for UV EPROM), all bits of the M87C257 are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by exposure ultraviolet light. The M87C257 is in the programming mode when V_{PP} input is at 12.75V and CE is at TTL low. The data to be programmed is applied 8 bits in parallel, to the data output pins. The levels required for the address and data inputs are TTL. V_{CC} is specified to be $6.25V \pm 0.25V$.

VERY FAST AND RELIABLE PROGRAMMING ALGORITHM = PRESTO II

PRESTO II programming algorithm, available for the M87C257 is an enhancement of the PRES-TO algorithm used for the M27512.

During programming and verify operation a MARGIN MODETM circuit is automatically activated. It provides adequate margin for the threshold voltage of programmed cells, thus the writing margin is independent from V_{CC} in verify mode and an overprogram pulse is not necessary, thus reducing programming time down to a theoretical value of 3 seconds.

PROGRAM INHIBIT

Programming of multiple M87C257s in parallel with different data is also easily accomplished. Except for CE, all like inputs of the parallel M87C257 may be common. A TTL low level pulse applied to a M87C257s CE input, with VPP at 12.75V will program that M87C257. A high level CE input inhibits the other M87C257s from being programmed.

ELECTRONIC SIGNATURE

The Electronic Signature mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C \pm 5°C ambient temperature range that is required when programming the M87C257. To activate this mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M87C257 with VPP = Vcc = 5V. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during Electronic Signature mode.

Byte 0 (A0=V_{IL}) represents the manufacturer code and byte 1 (A0 = V_{IH}) the device identifier code. When A9=V_H, ALE need not be toggled to latch each identifier address. For the SGS-THOMSON M87C257, these two identifier bytes are given below, and can be read out on the outputs O0 to O7.

ERASURE OPERATION (applies for UV EPROM)

The erasure characteristic of the M87C257 is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Å range. Research shows that constant exposure to room level fluorescent lighting could erase a typical M87C257 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M87C257 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M87C257 window to prevent unintentional erasure. The recommended erasure procedure for the M87C257 is exposure to short wave ultraviolet light which has wavelength 2537 Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 uW/cm² power rating. The M87C257 should be placed within 2.5 cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.

ELECTRONIC SIGNATURE MODE

IDENTIFIER					PI	NS				
	A0	07	O6	O5	04	O3	02	01	00	Hex
MANUFACTURER CODE	VIL	0	0	1	0	0	0	0	0	20
DEVICE CODE	ViH	1	0	0	0	0	0	0	0	80

NOTE : A9 = 12V \pm 0.5V ; \overline{CE} = \overline{OE} = V_{IL} , A1 - A8, A10 - A14 = V_{IL} ; V_{PP} = V_{CC} = 5V



PROGRAMMING OPERATION (T_A = 25°C ± 5°C, V_{CC}⁽¹⁾ = 6.25V ± 0.25V, V_{PP}⁽¹⁾ = 12.75V ± 0.5V)

DC AND OPERATING CHARACTERISTICS

Symbol	Parameter	Test Condition	Val	Unit	
	Farameter	(see note 1)	Min	Max	Unit
lu -	Input Current (All Inputs)	V _{IN} = V _{IL} or V _{IH}		10	μA
VIL	Input Low Level (All Inputs)		-0.1	0.8	٧
VIH	Input High Level		2.4	V _{CC} +0.5	V
Vol	Output Low Voltage During Verify	l _{OL} = 2.1 mA		0.45	v
Voн	Output High Voltage During Verify	I _{ОН} = -1mA	V _{CC} -0.8		v
Icc2	V _{CC} Supply Current			50	mA
IPP2	VPP Supply Current (program)	$\overline{CE} = V_{IL}$		50	mA
ViD	A9 Electronic Signature Voltage		11.5	12.5	v

AC CHARACTERISTICS


Symbol	Parameter	Test Condition	Val	Values		
Symbol	Farameter	(see note 1)	Min	Max	Unit	
tas	Address Setup Time		2		μs	
toes	OE Setup Time		2		μs	
t _{DS}	Data Setup Time		2		μs	
tан	Address Hold Time		0		μs	
t _{DH}	Data Hold Time		2		μs	
tDFP(2)	Output Enable Output Float Delay		0	130	μs	
tvps	VPP Setup Time		2		μs	
tvcs	V _{CC} Setup Time		2		μs	
tpw	Initial Program Pulse Width		95	105	μs	
toe	Data Valid from OE			100	ns	

NOTES: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}. 2. This parameter is only sampled and not 100 % tested.

Output Float is defined as the point where data is no longer driven (see timing diagram).








NOTES : 1. The input timing reference level is 0.8V for a V_{IL} and 2V for a V_{IH}. 2. to $_{E}$ and to $_{PP}$ are characteristics of the device but must be accommodated by the programmer.

3. When programming the M87C257 a 0.1µF capacitor is required across VPP and GROUND to supress spurious voltage transient which can damage the device.





.


Part Number	Access Time	Supply Voltage	Temp. Range	Package
M87C257-10XF1	100 ns	5V ± 5%	0°C to +70°C	FDIP28-W
M87C257-12XF1	120 ns	5V ± 5%	0°C to +70°C	FDIP28-W
M87C257-15XF1	150 ns	5V ± 5%	0°C to +70°C	FDIP28-W
M87C257-20XF1	200 ns	5V ± 5%	0°C to +70°C	FDIP28-W
M87C257-10F1	100 ns	5V ± 10%	0°C to +70°C	FDIP28-W
M87C257-12F1	120 ns	5V ± 10%	0°C to +70°C	FDIP28-W
M87C257-15F1	150 ns	5V ± 10%	0°C to +70°C	FDIP28-W
M87C257-20F1	200 ns	5V ± 10%	0°C to +70°C	FDIP28-W
M87C257-15XF6	150 ns	5V ± 5%	-40°C to + 85°C	FDIP28-W
M87C257-15F6	150 ns	5V ± 10%	-40°C to + 85°C	FDIP28-W
M87C257-20XF7	200 ns	5V ± 5%	-40°C to + 105°C	FDIP28-W
M87C257-20XF3	200 ns	5V ± 5%	-40°C to + 125°C	FDIP28-W

ORDERING INFORMATION - UV EPROM

NOTE : Consult your nearest SGS-THOMSON sales office for availability of other combination.

PACKAGE MECHANICAL DATA - UV EPROM

Figure 9 : 28-PIN WINDOW CERAMIC DUAL IN LINE FRIT-SEAL (F)





ORDERING INFORMATION - OTP ROM

Part Number	Access Time	Supply Voltage	Temp. Range	Package
M87C257-12XB1	120 ns	5V ± 5%	0°C to + 70°C	DIP28
M87C257-15XB1	150 ns	5V ± 5%	0°C to + 70°C	DIP28
M87C257-15B1	150 ns	5V ± 10%	0°C to + 70°C	DIP28
M87C257-15XB6	150 ns	5V ± 5%	-40°C to + 85°C	DIP28
M87C257-15B6	150 ns	5V ± 10%	-40°C to + 85°C	DIP28
M87C257-12XC1	120 ns	5V ± 5%	0°C to + 70°C	PLCC32
M87C257-15XC1	150 ns	5V ± 5%	0°C to + 70°C	PLCC32
M87C257-15C1	150 ns	5V ± 10%	0°C to + 70°C	PLCC32
M87C257-15XC6	150 ns	5V ± 5%	-40°C to + 85°C	PLCC32
M87C257-15C6	150 ns	5V ± 10%	-40°C to + 85°C	PLCC32

NOTE : Consult your nearest SGS-THOMSON sales office for availability of other combination.

PACKAGE MECHANICAL DATA - OTP ROM

Figure 10 : 28-PIN PLASTIC DIP

