


1024K (64K x 16) CMOS UV EPROM - OTP ROM

- VERY FAST ACCESS TIME: 120 ns.
- COMPATIBLE WITH HIGH SPEED MICRO-PROCESSORS, ZERO WAIT STATE.
- LOW "CMOS" CONSUMPTION:
 - Active Current 35 mA
 - Standby Current 1 mA.
- PROGRAMMING VOLTAGE 12.75V.
- ELECTRONIC SIGNATURE FOR AUTOMATED PROGRAMMING.
- PROGRAMMING TIME OF AROUND 6 SEC-ONDS (PRESTO II ALGORITHM).



DESCRIPTION

The M27C1024 is a 1,048,576-bit ultraviolet erasable and electrically programmable read only memory (EPROM). It is organized as 65,536 words by 16 bits.

It is housed in a 40 pin Ceramic Frit Seal Window package. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure.

In order to meet production requirements (cost effective solution or SMD), product is also offered in PLCC plastic package for One Time Programming only.


Figure 1 : Pin Connection

Vpp	ㅁ	1	40	Vcc
CE	ㅁ	2	39 🗖	PGM
015	4	3	38	NC
014		4	37	A15
013	9	5	36	A14
012		6	35	A13
011	9	7	34	A12
010		8	31	A11
09		9	32	A 10
08		10	31	A9
GND		11	30	GND
07		12	29	A8
06		13	28	A7
05		14	27	A6
04		15	26	A5
03		16	25	A4
02		17	24	A3
01		18	23	A2
00		19	22	A1
OE		20	21 🗆	AO
				VR000636
	<u> </u>		2 0 2 4 4 0 0 2 4 4 14 43 42 41 40	5
012 E	3			39 A13 38 A12
010 🗖	,			37 A A11
	10			36 A10
	11 12			35 A9 34 GND
NC =	13			33 NC
7	14			32 A8
2020.000	15 16			31 A7 30 A6
	16 17			29 A5
	18 1	20 21 22 23	24 25 26 27 2	
	9 9	2 8 8 5 E	A A A A A A A A A A A A A A A A A A A	

PIN FUNCTIONS

A0-A15	ADDRESS INPUT
CE	CHIP ENABLE
OE	OUTPUT ENABLE
PGM	PROGRAM
O0-O15	DATA INPUT/OUTPUT
NC	NO CONNECTION
Vcc	+ 5V POWER SUPPLY
V _{PP}	PROGRAMMING VOLTAGE

Figure 2: Block Diagram



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vı	Input or Output Voltages with respect to Ground	-0.6 to + 7.0	v
V _{PP}	Supply Voltage with respect to Ground	-0.6 to + 14.0	V
V _{A9}	Voltage on A9 with respect to Ground	-0.6 to + 13.5	V
Vcc	Supply Voltage with respect to Ground	-0.6 to + 7.0	V
T _{bias}	Temperature range under bias	-50 to + 125	.c
T _{stg}	Storage temperature range	- 65 to + 150	.c

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING MODES

MODE	CE	OE	A9	PGM	VPP	OUTPUT
READ	L	L	х	Н	Vcc	D _{OUT}
OUTPUT DISABLE	L	Н	х	Х	Vcc	HIGH Z
STANDBY	Н	х	х	Х	Vcc	HIGH Z
PROGRAM	L	Х	Х	L	V _{PP}	D _{IN}
PROGRAM VERIFY	L	L	Х	Н	V _{PP}	D _{OUT}
PROGRAM INHIBIT	Н	X	Х	X	V _{PP}	HIGH Z
ELECTRONIC SIGNATURE	L	L	VH	Н	Vcc	CODE

NOTE : X = Don't Care ; $V_H = 12V \pm 0.5V$; H = High ; L = Low

READ OPERATION

DC AND AC CONDITIONS

SELECTION CODE	F1	F6	F7	F3
Operating Temperature Range	0 to 70°C	-40 to 85°C	-40 to 105°C	-40 to 125°C
SELECTION CODE (Example for 0°C to 70°C Oper. Temp. Range)	12XF1, 15XF1	, 20XF1, 25XF1	12F1, 15F1	, 20F1, 25F1
V _{CC}	5V	± 5%	5V ±	10%

NOTES: "F" stands for ceramic package. Plastic packaged device code features B, M or C.

DC AND OPERATING CHARACTERISTICS (F1 AND F6 DEVICES)

Symbol	Parameter	Test Condition	Vai	Unit	
Symbol	Parameter	rest Condition	Min	Max	Onit
ILI	Input Leakage Current	V _{IN} = 0V to V _{CC}	-10	10	μА
ILO	Output Leakage Current	V _{IN} = 0V to V _{CC}	-10	10	μA
lcc1	V _{CC} Active Current	CE = OE = V _{IL} , I _{OUT} = 0 mA (F = 5 MHz)		35	mA
lcc2	VCC Standby Current - TTL	CE = V _{IH}		1	mA
l _{PP1}	V _{PP} Read Current	V _{PP} =V _{CC}		100	μА
VIL	Input low voltage		-0.3	0.8	٧
V _{IH}	Input high voltage		2.0	V _{CC} + 1.0	٧
VoL	Output Low voltage	I _{OL} = 2.1 mA		0.4	٧
V _{OH}	Output high voltage	I _{OH} = -400 μA I _{OH} = -100 μA	2.4 Vcc - 0.7		V V

AC CHARACTERISTICS

					27C	1024					
Symbol	Parameter	Test Condition	-1	12	•1	15	-2	20	-2	25	Unit
			Min	Max	Min	Max	Min	Max	Min	Max	}
tacc	Address to Output Delay	CE=OE=VIL		120		150		200		250	ns
tce	CE to Output delay	OE=V _{IL}		120		150		200		250	ns
toE	OE to Output Delay	CE=V _{IL}		60		65		70		100	ns
t _{DF}	OE High to Output float	CE=V _{1L}	0	40	0	50	0	60	0	60	ns
tон	Output hold from address CE or OE whichever occured first	CE=OE=V _{IL}	0		0		0		0		ns

CAPACITANCE (3)

(T_A = 25°C, f = 1 MHz)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
CIN	Input Capacitance	V _{IN} = 0V			5	pF
Cout	Output Capacitance	V _{OUT} = 0V			5	pF

NOTES: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .

This parameter is only sampled and not 100 % tested. Output float is defined as the point where data is no longer driver-seen.

3. This parameter is only sampled and not 100 % tested.

AC TEST CONDITIONS

Input Rise and Fall Times

≤ 20 ns

Timing Measurement Reference Levels:

Input Pulse Levels

: 0.45 to 2.4V

Inputs: 0.8 and 2 V - Outputs: 0.8 and 2 V

Figure 3: AC Testing Input/Output Waveform




Figure 4: AC Testing Load Circuit





Figure 5: AC Waveforms



NOTES: 1. Typical values are for TA = 25°C and nominal supply voltage.

This parameter is only sampled and not 100 % tested.
OE may be delayed up to tee - toe after the falling edge CE without impact on toe.
tor is specified from OE or CE whichever occurs first.

DEVICE OPERATION

The modes of operations of the M27C1024 are listed in the Operating Modes table. A single 5V power supply is required in the read mode. All inputs are TTL levels except for Vpp and 12V on A9 for Electronic Signature.

READ MODE

The M27C1024 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, the addresses access time (tacc) is equal to the delay from \overline{CE} to output (tce). Data is available at the output after a delay of toe from the falling edge of \overline{OE} , assuming that \overline{CE} has been low and the addresses have been stable for at least tacc-toe.

STANDBY MODE

The M27C1024 has a standby mode which reduces the active current from 35 mA to 1 mA. The M27C1024 is placed in the standby mode by applying a TTL high signal to the CE input. When in the standby mode, the outputs are in a high impedance state, independent of the OE input.

TWO LINE OUTPUT CONTROL

Because EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

a) the lowest possible memory power dissipation,
b) complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines, $\overline{\text{CE}}$ should be decoded and used as the primary device selecting function, while $\overline{\text{OE}}$ should be made a common connection to all devices in the array and connected to the $\overline{\text{READ}}$ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

SYSTEM CONSIDERATIONS

The power switching characteristics of CMOS-E4 EPROMs require careful decoupling of the devices. The supply current, Icc, has three seg-

ments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of CE. The magnitude of transient current peaks is dependent on the capacitive and inductive loading of the device at the output. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a 1µF ceramic capacitor be used on every device between Vcc and GND. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7µF bulk electrolytic capacitor should be used between Vcc and GND for every eight devices. The bulk capacitor should be located near the power supply connection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

PROGRAMMING

Caution: exceeding 14V on V_{PP} pin will permanently damage the M27C1024.

When delivered (and after each erasure for UV EPROM), all bits of the M27C1024 are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by die exposure to ultraviolet light (UV EPROM). The M27C1024 is in the programming mode when VPP input is at 12.75V, and $\overline{\text{CE}}$ and $\overline{\text{PGM}}$ are at TTL-low. The data to be programmed is applied, 16 bits in parallel, to the data output pins. The levels required for the address and data inputs are TTL. V_{CC} is specified to be 6.25V \pm 0.25V.

VERY FAST AND RELIABLE PROGRAMMING ALGORITHM = PRESTO II

PRESTO II Programming Algorithm allows programming of the whole array with a guaranteed margin, in a typical time of less than 6 seconds. Programming with PRESTO II consists of applying a sequence of 100 microseconds program pulses to each byte until a correct verify occurs. During programming and verify operation, a MARGIN MODE circuit is automatically activated in order to guarantee that each cell is programmed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE provides necessary margin to each programmed cell.

DEVICE OPERATION (Continued)

PROGRAM INHIBIT

Programming of multiple M27C1024s in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs including \overline{OE} of the parallel M27C1024 may be common. A TTL low level pulse applied to a M27C1024's \overline{CE} input, with \overline{PGM} low and \overline{VPP} at 12.75V, will program that M27C1024. A high level \overline{CE} input inhibits the other M27C1024s from being programmed.

PROGRAM VERIFY

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with \overline{CE} and \overline{OE} at V_{IL} , \overline{PGM} at V_{IH} , V_{PP} at 12.75V and V_{CC} at 6.25V.

ELECTRONIC SIGNATURE

The Electronic Signature mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type, this mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the M27C1024. To activate this mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27C1024 with VPP = Vcc = 5V. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during Electronic Signature mode. Byte 0

 $(A0=V_{IL})$ represents the manufacturer code and byte 1 $(A0=V_{IH})$ the device identifier code. For the SGS-THOMSON M27C1024, these two identifier bytes are given here below, and can be read-out on outputs O0 to O7.

ERASURE OPERATION (applies for UV EPROM)

The erasure characteristics of the M27C1024 is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Angstrom. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Å range. Research shows that constant exposure to room level fluorescent lighting could erase a typical M27C1024 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27C1024 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27C1024 window to prevent unintentional erasure. The recommended erasure procedure for the M27C1024 is exposure to short wave ultraviolet light which has wavelength 2537 Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 ultraviolet minutes usina an lamp 12000 μW/cm² power rating. The M27C1024 should be placed within 2.5 cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.

ELECTRONIC SIGNATURE MODE

IDENTIFIER					PII	NS				
JOENTHIER	A0	07	O6	O5	04	О3	O2	01	00	Hex
MANUFACTURER CODE	VIL	0	0	1	0	0	0	0	0	20
DEVICE CODE	V _{IH}	1	0	0	0	1	1	0	0	8C

NOTE : A9 = 12V \pm 0.5V ; $\overline{\text{CE}}$, $\overline{\text{OE}}$ = V_{IL} ; A1-A8, A10-A15 = V_{IL} ; V_{PP} = V_{CC} = 5V

PROGRAMMING OPERATION

 $(T_A = 25^{\circ}C \pm 5^{\circ}C, V_{CC}^{(1)} = 6.25V \pm 0.25V, V_{PP}^{(1)} = 12.75V \pm 0.25V)$

DC AND OPERATING CHARACTERISTICS

Symbol	Parameter	Test Condition	Va	lues	Unit
Symbol	raiametei	(see note 1)	Min	Max	Oiii
lu	Input Current (All Inputs)	V _{IN} = V _{IL} or V _{IH}		10	μА
VIL	Input Low Level (All Inputs)		-0.1	0.8	٧
V _{IH}	Input High Level		2.4	V _{CC} +0.5	٧
VoL	Output Low Voltage During Verify	l _{OL} = 2.1 mA		0.45	٧
Vон	Output High Voltage During Verify	l _{OH} = -400μA	2.4		٧
I _{CC2}	V _{CC} Supply Current			50	mA
I _{PP2}	V _{PP} Supply Current (program)	CE = V _{IL}		50	mA
V _{ID}	A9 Electronic Signature Voltage		11.5	12.5	٧

AC CHARACTERISTICS


Symbol	Parameter	Test Condition	Val	ues	Unit	
Syllibol	Falametei	(see note 1)	Min	Max	01	
tas	Address Setup Time		2		μs	
toes	OE Setup Time		2		μs	
t _{DS}	Data Setup Time		2		μѕ	
t _{AH}	Address Hold Time		0		μs	
t _{DH}	Data Hold Time		2		μs	
t _{DFP} (2)	Output Enable Output Float Delay		0	130	ns	
t _{VPS}	V _{PP} Setup Time		2		μs	
t _{vcs}	V _{CC} Setup Time		2		μs	
tces	CE Setup Time		2		μѕ	
tpw	PGM Initial Program Pulse Width		95	105	μs	
toE	Data Valid from OE			100	ns	

NOTES: 1. VCC must be applied simultaneously or before VPP and removed simultaneously or after VPP.

This parameter is only sampled and not 100 % tested.Output Float is defined as the point where data is no longer driven (see timing diagram).

PROGRAMMING OPERATING (Continued)

Figure 6: Programming Waveforms




NOTES: 1. The input timing reference level is 0.8V for a V_{IL} and 2V for a V_{IH} .

2. to and topp are characteristics of the device but must be accommodated by the programmer.

3. When programming the M27C1024 a $0.1\mu F$ capacitor is required across V_{PP} and GND to suppress spurious voltage transients which can damage the device.

PROGRAMMING OPERATION (Continued)

Figure 7: PRESTO II Programming Algorithm Flow Chart




ORDERING INFORMATION - UV EPROM

Part Number	Access Time	Supply Voltage	Temp. Range	Package
M27C1024-12XF1	120 ns	5 V ± 5%	0 TO +70°C	FDIP40-W
M27C1024-15XF1	150 ns	5 V ± 5%	0 TO +70°C	FDIP40-W
M27C1024-20XF1	200 ns	5 V ± 5%	0 TO +70°C	FDIP40-W
M27C1024-25XF1	250 ns	5 V ± 5%	0 TO +70°C	FDIP40-W
M27C1024-12F1	120 ns	5 V ± 10%	0 TO +70°C	FDIP40-W
M27C1024-15F1	150 ns	5 V ± 10%	0 TO +70°C	FDIP40-W
M27C1024-20F1	200 ns	5 V ± 10%	0 TO +70°C	FDIP40-W
M27C1024-25F1	250 ns	5 V ± 10%	0 TO +70°C	FDIP40-W
M27C1024-12XF6	120 ns	5 V ± 5%	-40 TO +85°C	FDIP40-W
M27C1024-15XF6	150 ns	5 V ± 5%	-40 TO +85°C	FDIP40-W
M27C1024-15F6	150 ns	5 V ± 10%	-40 TO +85°C	FDIP40-W

NOTE: Consult your nearest SGS-THOMSON sales office for availability of other combination.

PACKAGE MECHANICAL DATA - UV EPROM

Figure 8: 40-PIN WINDOW CERAMIC DUAL IN LINE FRIT-SEAL



ORDERING INFORMATION (OTP ROM)

Part Number	Access Time	Supply Voltage	Temp. Range	Package
M27C1024-15XC1	150 ns	5 V ± 5%	0 TO +70°C	PLCC44
M27C1024-20XC1	200 ns	5 V ± 5%	0 TO +70°C	PLCC44
M27C1024-15XC6	150 ns	5 V ± 5%	-40 TO +85°C	PLCC44

NOTE: Consult your nearest SGS-THOMSON sales office for availability of other combinations.

PACKAGE MECHANICAL DATA - OTP ROM

Figure 9:

