

Single-chip LCD panel driver IC (Supports the ALP202 LCD panel)

Overview

The LV4124W is a LCD panel driver for use in low-temperature polysilicon TFT LCDs that integrates an RGB decoder, a driver, and a timing controller in a single chip. This IC is manufactured in Bi-CMOS process and supports the ALP202 2.0-inch color LCD panel.

Functions

Analog block: RGB decoder/driverDigital block: Timing generator

Features

- Supports NTSC/PAL standard
- Supports composite, Y/C, and Y/color difference inputs
- Built-in BPF, TRAP, and DL circuits
- · Sharpness function
- Dual point γ correction circuit
- · Pre-charge circuit
- R and B outputs delay time correction circuit (Supports up and down and right and left inversions)
- · Polarity reverse circuit
- · External RGB input supported
- · Line inversion supported
- Supports AC drive for the LCD panel during no signal
- Serial bus for mode setting and electric VR


Package

• SQFP-64 plastic package

Package Dimensions

unit: mm

SQFP-64



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Rating	Units
	V _{CC} 1 max	Analog 4.5V system	6	V
Maximum supply voltage	V _{CC} 2 max	Analog 12V system	14	V
	V _{DD} max	Digital system	4.5	V
Allowable power dissipation	Pd max	With Ta ≤ 75°C*	350	mV
Operating temperature	Topr		-15 to +75	°C
Storage temperature	Tstg		-40 to +125	°C
Input pin voltage	VINA	Analog input pins	-0.3 to V _{CC} 1	V
Input pin voltage	VIND	Digital input pins	-0.3 to V _{DD} +0.3	V

Note *: When mounted on a printed circuit board (30×30 mm, t = 1.6 mm, material: glass/epoxy)

Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Rating	Units
	V _{CC} 1	Analog 4.5V system	4.5	V
Recommended supply voltage	V _{CC} 2	Analog 12V system	12.0	V
	V _{DD}	Digital system	3.0	V
	V _{CC} 1op	Analog 4.5V system	4.25 to 5.25	V
Operating supply voltage range	V _{CC} 2op	Analog 12V system	11 to 13.5	V
	V _{DD} op	Digital system	2.7 to 3.6	V

Electrical Characteristics at $\rm V_{CC}1$ = 4.5 V, $\rm V_{CC}2$ = $\rm V_{CC}PCD$ = 12.0 V, GND1 = GND2 = GNDPCD = 0 V, $\rm V_{DD}$ = 3.0 V $\rm V_{SS}1$ = $\rm V_{SS}2$ = 0 V, and Ta = 25°C

DC Characteristics

Parameter	Cumbal	Conditions			Ratings		Unit
Parameter	Symbol	Conditions		min	typ	max	Unit
[Current Characteristics]							
	ICC11	Input SIG4 to (A) and SIG2 (0 dB) to (B).	Composite input	22	29	35	mA
Current drain: V _{CC} 1	ICC12	Measure the ICC1 current.	Y/C input	21	28	34	mA
4.5V system	ICC13	Input SIG4 to (A), (D), and (E). Measure the ICC1 current. Y/color difference input		18	23	28	mA
Current drain: V _{CC} 2 12V system	ICC2	Input SIG4 to (A) and SIG2 (0 dB) to (B). Measure the ICC2 current.					mA
Current drain: V _{DD} MOS circuit blocks	IDD	Input SIG4 to (A) and SIG2 (0 dB) to (B). Measure the IDD current.	4.5	6.0	7.5	mA	
[Digital Block Input and Output Chara	acteristics]						
Input current	II1	Input pins with built-in pull-up resistors $*1$ $V_{IN} = V_{SS}$		-24	-60	-145	μΑ
Input current	II2	Input pins with built-in pull-down resistors *	24	60	145	μΑ	
High-level output voltage	V _{OH} 1	loh = −1 mA *3		V _{DD} – 0.2			V
Low-level output voltage	V _{OL} 1	IoI = 1 mA *3				0.3	V
CKO pin high-level output voltage	V _{OH} 2	loh = −3 mA		0.5V _{DD}			V
CKO pin low-level output voltage	V _{OL} 2	IoI = 3 mA				0.5V _{DD}	V
RPD pin high-level output voltage	V _{OH} 3	loh = −0.5 mA		V _{DD} – 1.2			V
RPD pin low-level output voltage	V _{OL} 3	loh = 0.7 mA			1.0	V	
RPD pin output off leakage current	IOFF	In the high-impedance state, $V_{OUT} = V_{SS}$ o	r V _{DD} .	-40		40	μΑ
Input voltage threshold (high)	VTDH	Input pins *1, *2	0.7V _{DD}			V	
Input voltage threshold (low)	VTDL	Input pins *1, *2				0.3V _{DD}	V

Notes: 1. Input pins with built-in pull-up resistors: VDIN, CSH, CSV, SCLK, DATA, and LOAD

2. Input pins with built-in pull-down resistors: PANEL and TEST $\,$

3. Output pins other than CKO and RPD: XSTH, STH, CKH2, CKH1, PCG2, PCG1, HD, XSTV, STV, CKV2, CKV1, XENB, ENB, and VD.

AC Characteristics (1) when the T41, T44, and T46 outputs are measured at the noninverted outputs.

Parame	tor	Symbol	Conditions			Ratings		Unit
		Symbol	Conditions		min	typ	max	Offic
[Luminance Signal S	ystem]	1	I					
Contrast characterist	tics (typ.)	GCNTTP	Input SIG4 to (A) and measure the ratio of the Tamplitude (white - black) to the input amplitude.	44 output	13	17	21	dB
Contrast characteristics (min.)		GCNTMN	Input SIG4 to (A) and measure the ratio of the Tamplitude (white - black) to the input amplitude.	44 output	-9	-5	-1	dB
Maximum video gain		GV	Input SIG4 to (A) and measure the ratio of the T4 amplitude (white - black) to the input amplitude.	14 output	19	22	25	dB
[Luminance Signal F	requency C	haracteristic	s]			•		•
Y/C input		FCYYC	- Take the T44 output amplitude with SIG7 (0 dB, no burst,			5.0		
NTSC Composite input		FCYCMN	100 kHz) input to (A) as 0 dB. Modify the input fr and determine the frequency such that the output	equency	2.5			MHz
	PAL	FCYCMP	-3 db.	–3 dB.				
Image quality adjustment range 1 (Y/C input)		GSHP1X	Take the T44 output amplitude with SIG7 (100 kHz) input to (A) as 0 dB. Determine	MAX	12	16		dB
		GSHP1N	the ratio of the output amplitude with a 2.5-MHz SIG7 input.	MIN		0	2	ив
Image quality adjustment range 3 (composite input)		GSHP3X	Take the T44 output amplitude with SIG7 (100 kHz) input to (A) as 0 dB. Determine the	MAX	6	10		dB
		GSHP3N	ratio of the output amplitude with a 2.0-MHz SIG7 input.	MIN		-2	3	ub
Chrominance signal leakage		CRLEKY	Input SIG2 (0 dB) to (A) and using a spectrum analyzer, measure the 3.58 and 4.43 MHz components in the input and in T44. Let Δ CLK be that difference. Use that value to determine CRLEKY from the following formula: $CRLEKY = 150 \text{ mV} \times 10^{\Delta CLK/20}$				30	mV
[Luminance Signal Ir	put to Outp	ut Delay]						
Y/C input		TDYYC	L 1005 04 450 10 10 10 1	1	250	350	450	ns
Composite input	NTSC	TDYCMN	Input SIG5 (VL = 150 mV) to (A). Measure the de between a rising edge in the input and the correstrising edge in the T44 noninverted output.		500	600	700	ns
, , , , , , , , , , , , , , , , , , , ,	PAL	TDYCMP			500	600	700	ns
[Color Difference Sig	nal System	ĺ						
Color difference inpu	ıt color	GEXCMX	Input SIG5 (VL = 150 mV) to (A) and SIG1 (0 dB no burst) to (D). Let VC0 be the T41 output ampl (100 kHz) when COL = 128. Let VC2 be the T41 amplitude (100 kHz) when COL = 0. Let VC1 be	itude output	+4	+6		dB
adjustment		GEXCMN	amplitude (100 kHz) when COL = 0. Let VC1 be the 141 output amplitude (100 kHz) when SIG1 is set to -10 dB and COL = 255. Then calculate the following formulas. GEXCMX = 20log (VC1/VC0) +10 GEXCMN = 20log (VC2/VC0)			-15	-11	dB
Color difference balance		VEXCBL	Input SIG5 (VL = 150 mV) to (A) and SIG1 (0 dB no burst) to (D) and (E). Let VB be the T41 output amplitude (100 kHz), a be the T46 output amplitude (100 kHz). Calculate VEXCBL = VR/VB.		0.85	1	1.15	_

Continued from preceding page

Darameter	Cumhal	Conditions			Unit	
Parameter	Symbol	Conditions	min	typ	max	Unit
[Color Difference Signal System]					
Color difference input balance	GEXRMX	Input SIG5 (VL = 150 mV) to (A) and SIG1 (–6 dB, 100 kHz, no burst) to (D) and (E). When TINT = 128, let VR0 be the T46 output amplitude		+3		dB
adjustment R	GEXRMN	(100 kHz) and let VB0 be the T41 output amplitude (100 kHz). When TINT = 255, let VR1 be the T46 output amplitude and let VB1 be the T41 output amplitude.	-3	-4.5		dB
Color difference input balance adjustment B	GEXBMX	When TINT = 0, let VR2 be the T46 output amplitude and let VB2 be the T41 output amplitude. Then calculate the following formulas.	-3	-4.5		dB
	GEXBMN	GEXRMX = 20log (VR1/VR0) GEXRMN = 20log (VR2/VR0) GEXBMX = 20log (VB1/VB0) GEXBMN = 20log (VB2/VB0)	+2	+3		dB
G-Y matrix characteristics	VEXGBN	Input SIG5 (VL = 150 mV) to (A) and SIG1 (0 dB, 100 kHz, no burst) to (D). Let VEXB be the T41 output amplitude (100 kHz) and VEXBG be the T44 output amplitude (100 kHz). Calculate VEXGB = VEXBG/VEXB.	0.21	0.24	0.27	-
(NTSC)	VEXGRN	Input SIG5 (VL = 150 mV) to (A) and SIG1 (0 dB, 100 kHz, no burst) to (E). Let VEXR be the T46 output amplitude (100 kHz) and VEXRG be the T44 output amplitude (100 kHz). Calculate VEXGR = VEXRG/VEXR.	0.46	0.51	0.56	-
G-Y matrix characteristics	VEXGRP	Input SIG5 (VL = 150 mV) to (A) and SIG1 (0 dB, 100 kHz, no burst) to (D). Let VEXB be the T41 output amplitude (100 kHz) and VEXBG be the T44 output amplitude (100 kHz). Calculate VEXGB = VEXBG/VEXB.	0.17	0.19	0.21	-
(PAL)	VEXGRP	Input SIG5 (VL = 150 mV) to (A) and SIG1 (0 dB, 100 kHz, no burst) to (E). Let VEXR be the T46 output amplitude (100 kHz) and VEXRG be the T44 output amplitude (100 kHz). Calculate VEXGR = VEXRG/VEXR.	0.46	0.51	0.56	-

AC Characteristics (2)

Parameter	Symbol	Conditions			Ratings		Unit	
Faranielei	Symbol	Conditions		min	typ	max	Offic	
[Chrominance Signal System]								
ACC amplitude abarestariation 1	ACC1	Input SIG5 (VL = 150 mV) to (A), and to (B), input SIG2 (0, +6, and –20 dB, 3.58 MHz,	NTSC	-3	0	+3		
ACC amplitude characteristics 1	ACC1	burst/chrominance phase = 180°, and also 4.43 MHz, burst/chrominance phase = ±135°).	PAL	-3	0	+3	dB	
ACC amplitude characteristics 2	ACC2	Measure the T53 output amplitude, and let V0, V1, and V2 correspond to 0 dB, +6 dB, and -20 dB, respectively.	VTSC	-3	0	+3	αв	
	ACCZ	ACC1 = 20log (V1/V0) ACC2 = 20log (V2/V0)	PAL	-3	0	+3		
APC pull in range	FAPC	Input SIG5 (VL = 150 mV) to (A), and to (B), input SIG2 (0 dB, 3.58 MHz, burst/chrominance phase = 180°, and also 4.43 MHz, burst/chrominance phase = ±135°). Measure the T44 output amplitude. Modify the	NTSC	±500			- Hz	
APC pull-in range	FAFC	SIG2 burst frequency, until the killer is released. Measure the frequency f1 that appears in the T41 output. NTSC f1 = 3579545 Hz PAL f1 = 4433619 Hz	PAL	±500			ПΖ	

Continued from preceding page

Parameter	Symbol	Conditions		Ratings		Unit
			min	typ	max	
[Chrominance Signal System]						
Color adjustment characteristics (maximum)	GCOLMX	Input SIG5 (VL = 150 mV) to (A), and input SIG2 (0 dB, burst/chrominance phase = 180°) to (B). Let V0, V1, and V2 be the chrominance signal amplitude	+4	+6		dB
Color adjustment characteristics (minimum)	GCOLMN	when COL = 128, COL = 255, and COL = 0, respectively. Calculate GCOLMX = 20log (V1/V0), and GCOLMN = 20log (V2/V0).		-20	-15	dB
Tint adjustment range (maximum)	TNTMX	Input SIG5 (VL = 150 mV) to (A), and input SIG2 (0 dB, with a variable burst/chrominance phase) to (B). Let θ 0, θ 1, and θ 2 be the phases when the T41 output	-30	-40		deg
Tint adjustment range (minimum)	TNTMN	amplitude is minimum when TINT = 128, TINT = 255, and TINT = 0, respectively. Calculate TNTMX = θ 1 – θ 0, and TNTMN = θ 2 – θ 0.	30	40		deg
Killer operating input level	ACKN	Input SIG5 (VL = 150 mV) to (A), and to (B), input SIG2 (with a variable level, burst/chrominance phase = 180°, and also burst/chrominance phase = ±135°).		-36	30	dB
Triller operating input level	ACKP	Measure the T41 output amplitude. Gradually lower the SIG3 level (amplitude) until the killer function operates and measure that level.		-33	-27	dB
Demodulator output	VRBN	Input SIG5 (VL = 150 mV) to (A), and input SIG3 (0 dB) to (B). Modify the chrominance signal phase, let VB be the maximum amplitude of the T41 chrominance demodulated signal, let VG be the maximum amplitude of the T44	0.53	0.63	0.73	_
amplitude ratio (NTSC)	VGBN	chrominance demodulated signal, and let VR be the maximum amplitude of the T46 chrominance demodulated signal Calculate VRBN = VR/VB and VGBN = VG/VB.		0.32	0.39	_
Demodulator output phase	θ RBN	Input SIG5 (VL = 150 mV) to (A), and input SIG3 (0 dB) to (B). Modify the chrominance signal phase, let θ B be the phase at the maximum amplitude of the T41 chrominance	99	109	119	deg
difference (NTSC)	θ GBN	demodulated signal, let θ G be the phase at the maximum amplitude of the T44 chrominance demodulated signal, and let θ R be the phase at the maximum amplitude of the T46 chrominance demodulated signal. Calculate θ RBN = θ R - θ B and θ GBN = θ G - θ B.	230	242	254	deg
Demodulator output	VRBP	Input SIG5 (VL = 150 mV) to (A), and input SIG3 (0 dB) to (B). Modify the chrominance signal phase, let VB be the maximum amplitude of the T41 chrominance demodulated	0.65	0.75	0.85	_
amplitude ratio (PAL)	VGBP	signal, let VG be the maximum amplitude of the T44 chrominance demodulated signal, and let VR be the maximum amplitude of the T46 chrominance demodulated signal Calculate VRBP = VR/VB and VGBP = VG/VB.	0.33	0.40	0.47	-
Demodulator output phase	θRBP	Input SIG5 (VL = 150 mV) to (A), and input SIG3 (0 dB) to (B). Modify the chrominance signal phase, let θ B be the phase at the maximum amplitude of the T41 chrominance demodulated signal, let θ G be the phase at the maximum	80	90	100	deg
difference (PAL)	θ GBP	amplitude of the T44 chrominance demodulated signal, and let θ R be the phase at the maximum amplitude of the T46 chrominance demodulated signal. Calculate θ RBP = θ R $-\theta$ B and θ GBP = θ G $-\theta$ B.	232	244	256	deg

AC Characteristics (3)

Parameter	Symbol	Conditions		Ratings		Unit
[DOD 0: 1 1 DOD 0 + +0			min	typ	max	
[RGB Signal and PCD Output Sy	stems]					I
RGB signal and PCD output DC voltage	VOUT	Input SIG5 (VL = 0 mV) to (A), adjust the BRIGHT parameter with the serial bus data so that T44 is 9 Vp-p, and measure the DC voltages on T39, T41, T44, and T46.	5.85	6.00	6.15	V
RGB signal and PCD output DC voltage difference	ΔVOUT	Determine the maximum value of the differences in the measured values of VOUT in the previous item for T39, T41, T44, and T46.		0	100	mV
RGB signal and PCD output	VLIMMX	Input SIG3 to (A), and measure the maximum value (VLIMMX) and minimum value (VLIMMN) of the voltage range (black - black) over which the black limiter operates				Vpp
Color difference input balance	VLIMMN	when V54 is varied for T39, T41, T44, and T46. Measure VLIMMX when V54 = 0 V, and measure VLIMMN when V54 = 4.5 V.			5.2	Vpp
Printtness variation	BRTMX	Input SIG5 (VL = 0 mV) to (A) and set BRT to 0. Measure the T41, T44, and T46 outputs (black - black).	9.0			Vpp
Brightness variation	BRTMN	Input SIG5 (VL = 0 mV) to (A) and set BRT to 255. Measure the T41, T44, and T46 outputs (black - black).			4.0	Vpp
PCD variation	PCDMX	Input SIG5 (VL = 0 mV) to (A) and measure the T39 output (black - black) when P-BRT is set to 255.	9.0			Vpp
PGD Vallation	PCDMN	Input SIG5 (VL = 0 mV) to (A) and measure the T39 output (black - black) when P-BRT is set to 0.			3	Vpp
Sub-brightness variation	SBBRT	Input SIG5 (VL = 0 mV) to (A) and measure the T44 output (black - black) with respect to the T41 and T46 outputs (black - black) when R-BRT = B-BRT = 0, and when R-BRT = B-BRT = 255.	±2.0	±3.0		٧
RGB inter-signal gain difference	∆GRGB	Input SIG4 to (A) and determine the level difference between the largest and the smallest of the noninverted output amplitudes (white - black) for T41, T44, and T46.	-0.5	0	0.5	dB
RGB inverted/noninverted gain difference	ΔGINV	Input SIG4 to (A) and determine the difference between the inverted output amplitude and the noninverted output amplitude (white - black) for T41, T44, and T46.	-0.5	0	0.5	dB
RGB inter-signal black level potential difference	ΔVBL	Input SIG4 to (A) and determine the difference between the highest and lowest black levels in the inverted and noninverted T41, T44, and T46 outputs.			300	mV
	Gγ1	Input SIG8 to (A), adjust the T44 inverted output black level to be 1.5 V with BRT, and adjust the amplitude (black -	23.0	26.0	29.0	dB
Gamma gain	Gγ2	white) to be 3.5 V with CONT. Measure VG1, VG2, and VG3 and calculate the following formulas. $G\gamma 1 = 20log \ (VG1/0.0357)$	12.0	15.0	18.0	dB
	Gγ3	$G_{\gamma}2 = 20\log (VG2/0.0357)$ $G_{\gamma}3 = 20\log (VG3/0.0357)$	18.0	21.0	25.0	dB
Gamma 1 adjustment reaso	Vγ1MN	Input SIG8 to (A) and set the T44 output (black - black) to 9 V p-p with the BRIGHT adjustment. Read the gamma gain transition point at the input signal IRE level when γ1 = 0 and			0	IRE
Gamma 1 adjustment range	Vγ1MX	when $\gamma 1 = 255$. V $\gamma 1$ MN is when $\gamma 1 = 0$, and V $\gamma 1$ MX is when $\gamma 1 = 255$.	70			IRE
Gamma 2 adjustment range	Vγ2MN	Input SIG8 to (A) and set the T44 output (black - black) to 9 V p-p with the BRIGHT adjustment. Read the gamma gain transition point at the input signal IRE level when $\gamma 2 = 0$ and when $\gamma 2 = 255$. V $\gamma 2$ MN is when $\gamma 2 = 0$, and V $\gamma 2$ MX is when $\gamma 2 = 255$.				IRE
Camina 2 aujustinent länge	Vγ2MX				30	IRE
PCD transition time	tPCDH	The transition time for a load of 8000 pF and an amplitude of 9 V p-p. tPCDH: For rising edges. tPCDL: For falling edges.			2.5	μs
CD transition time	tPCDL				2.5	μs


AC Characteristics (4)

Parameter	Symbol	Conditions				Ratings		Unit
	Symbol	Conditions			min	typ	max	Offic
[Filter Characteristics]								I
		Input SIG5 (VL = 0 mV) to (A) and SIG1 (0 dB) to (B). Take the T53 chrominance		C 1.50 MHz		-15	-10	dB
Bandpass filter attenuation	ATBPF	amplitude when the center frequency (3.58 and 4.43 MHz) is input to be 0 dB,	PAL	. 2.00 MHZ		-15	-10	dB
		and measure the T53 output attenuation for the frequencies listed at the right.		SC 5.50 MHz		-7	-2	dB
		J.	PAL	. 6.80 MHz		-8	-3	dB
Trap attenuation	ATRAPN	Input SIG7 (0 dB, 3.58 and 4.43 MHz) to (A) and measure the T44 output with a spectrur analyzer. Taking the T44 amplitude in Y/C		NTSC		-40	-30	dB
	ATRAPP	mode to be 0 dB, determine the attenuation composite input mode.		-40	-30	dB		
R-Y and B-Y low-pass filter	DEMLPF	Input SIG5 (VL = 150 mV) to (A) and SIG2 (+ 100 kHz) to (B). Take the T44 output 100 am plitude at this time to be 0 dB, and deter frequency at which the output beat compone 3 dB when the SIG2 frequency is increased	0.7	0.9	1.1	MHz		
[Sync Separator Circuit and TG	System]							•
Input synchronizing signal amplitude sensitivity	WSSEP	Input SIG5 (VL = 0 mV, VS = 143 mV, varial and verify synchronization with the T23 HD Determine the value of WS at the point sync the T23 HD output is lost when the SIG5 WS made narrower starting at 4.7 µs.	ut. ization with	2.0			μs	
Sync separator circuit input sensitivity	VSSEP	Input SIG5 (VL = 0 mV, WS = 4.7 µs, variab verify synchronization with the T23 HD outprovalue of VS at the point synchronization with output is lost when the SIG5 VS is gradually at 143 mV.	etermine the T23 HD		40	60	mV	
Sync separator circuit output	TDSYL	Input SIG5 (VL = 0 mV, WS = 4.7 µs, VS = 4 and measure the delay time with respect to output. Here, TDSYL is the delay from the fa	the T	12 RPD	430	630	830	ns
delay	TDSYH	HSYNC signal to the fall of the T12 RPD out is the delay from the rise of the input HSYNC rise of the T12 RPD output.			4.7	5.0	5.3	μs
Horizontal pull-in range	HPLLN	Input SIG5 (VL = 0 mV, WS = 4.7 µs, VS = 143 mV, variable horizontal frequency) to (A and verify synchronization withthe T23 HD output. Determine the frequency fH at which		NTSC	±500			Hz
	HPLLP	synchronization is achieved when the SIG5 horizontal frequency is varied starting from the state where I/O synchronization is lost. Calculate HPLLN = fH – 15734 and HPLLP = fH – 15625.		PAL	±500			Hz

Continued from preceding page

Descriptor	0	One distinge		Ratings		I I = it
Parameter	Symbol	Conditions	min	typ	max	Unit
[External I/O Characteristics]						
External RGB input threshold	VTEXTB	Input SIG5 (VL = 0 mV) to (A) and SIG6 (variable VL) to (C). Let VEXTB be the voltage at which the T41, T44, and T46 outputs reach the black level when the amplitude (VL) is raised starting at 0 V. Then, let VTEXTW be the voltage at which the outputs reach the white level as the amplitude is increased further.		1	1.2	V
voltage	VTEXTW			2.0	2.2	V
External RGB input to output transmission delay time	TDEXTH	Input SIG5 (VL = 0 mV) to (A) and SIG6 (VL = 3 V) to (C). Measure TDEXTH, the delay in the T41, T44, and T46		100	120	ns
	TDEXTL	output rise, and TDEXTL, the delay in the output fall time.	70	100	120	ns
External RGB input to output blanking level difference	EXTBK	Input SIG5 (VL = 0 mV) to (A) and SIG6 (VL = 1.7 V) to (C) and measure the difference from the T41, T44, and T46 black levels.			0	V
External RGB input to output white level difference			3.5			٧
[Digital Block Output Characteris	stics]					!
Output transition time	tTLH	Input SIG5 (VL = 0 mV) to (A). Use a load of 30 pF.			30	ns
(For the pins *3.)	tTHL	11. par 3.33 (12 - 0 1111) to (11). 336 a load of 30 pr			30	ns
Cross point time difference	ΔΤ	Input SIG5 (VL = 0 mV) to (A). Use a load of 30 pF. CKH1/CKH2			10	ns
CKH duty	DTYHC	Input SIG5 (VL = 0 mV) to (A). Use a load of 30 pF. Measure the CKH1 and CKH2 duty.	47	50	53	%

Block Diagram



Analog Block Pin Functions

Units (Capacitors: F, Resistors: Ω)

Pin No.	Pin	Pin voltage	I/O	Input handling	Pin function	Equivalent circuit
1	TRAP		IIO .	приспанин	External trap circuit connection. Chrominance components are excluded by a series LC circuit (inductor and capacitor) connected to ground. (This pin is left open in Y/color difference input mode.)	V _{CC} ¹ 70 μA Θ 1 kΩ 300 Ω 1 W 300 Ω
2	GND1	0 V			Analog 4.5V system ground	
3	SYNCIN	1.5 V	I		Sync separator circuit low-pass filter input. The standard input signal level is 0.5 Vp-p (sync tip to 100% white level). The input should be provided with low impedance (under 75 Ω).	3 1 kΩ 1 kΩ 1 kΩ 30 μ A Θ A11374
4	H.FILOUT	2.3 V	0		Sync separator circuit low- pass filter output	V _{DD} \$20 kΩ GND1 \$20 kΩ A11375
5	S.SEPIN	1.0 V	ı		Sync separator circuit input. Input the waveform that results from passing the input signal through the sync separator circuit low-pass filter to this pin.	5 17 kΩ 1.8 V 2.8 V GND1 Θ10 μΑ A11376

Units (Capacitors: F, Resistors: Ω)

Pin No.	Pin	Pin voltage	I/O	Input handling	Pin function	Equivalent circuit
6	EXTR				These pins are used to input external digital signals. There are two threshold	V _{CC} 1 30 μ A Θ
7	EXTG	_	I		levels: Vth1 (about 1.0 V) and Vth2 (about 2.0 V). If one of the RGB signal exceeds Vth1, then all of the RGB outputs are set to the black level, and	6 300 Ω 7 8 2.7 V
8	EXTB				the output only goes to the white level when the input exceeds Vth2.	GND1 50 KΩ A11377
37	FBPCD				Feedback circuit smoothing	V _{CC} 1
42	FBB	2.5 V	0		capacitor connections. These circuits are used to control the DC levels in the RGB and PCD outputs. Since these are high-impedance circuits, capacitors with low leakage must be	37) 1κΩ 42) 1κΩ 45) 1κΩ
45	FBG	2.5 V				
47	FBR				used.	GND2 A11378
38	GNDPCD	0 V			Ground for the PCD circuit	
39	PCD	6.0 V	0		PCD output	V _{CC} PCD 39 10 Ω A11379
40	V _{CC} PCD	12 V			12V system power supply used for the PCD circuit. Use the same potential as used for V _{CC} 2.	

Units (Capacitors: F, Resistors: Ω)

Pin No.	Pin	Pin voltage	I/O	Input handling	Pin function	Equivalent circuit
41	BOUT					V _C C ²
44	GOUT	6.0 V	0		RGB signal outputs	(4) (4) (4) (8) (20 Ω
46	ROUT					GND2 40 A11380
43	GND2	0 V			Analog 12V system ground	
48	V _{CC} 2	12 V			Analog 12V system power supply	
49	V _{CC} 1	4.5 V			Analog 4.5V power supply	
50	SIG CENTER	6.0 V	ı		RGB output DC level setting	V _{CC} 2 \$ 150 kΩ 300 Ω \$ 150 kΩ GND2

Units (Capacitors: F, Resistors: Ω)

Pin No.	Pin	Pin voltage	I/O	Input handling	Pin function	Equivalent circuit
51	BYIN	_	I		These pins are used for the color difference signal inputs in Y/color difference input mode. The clamp level in this mpde is 2.8 V. In other modes, the signal from pin 53 is input to these pins. In those modes the pin	V _{CC} 1 (51) (52) (52) (50) Ω (50) Ω (50) Ω (51) (51) (51) (52) (51) (52) (53) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54) (54
52	RYIN				voltage will be about 1.6 V. The standard input signal level is 0.3 V p-p for a 75% color bar signal.	GND1 30 50 50 6 411382
53	COUT	1.6 V	0		Provides the ACC output. (This pin is left open in Y/color difference input mode.)	V _{CC} 1 (53) (63) (63) (63) (7) (8) (8) (8) (8) (8) (8) (8) (8
54	BLKLIM	-	I		Sets the RGB output amplitude (black to black) clipping level	VCC1 50 kΩ ₹50 kΩ 64 GND1 A11384
55	APC	2.7 V	0		APC filter connection. (This pin is left open in Y/color difference input mode.)	VCC1 1 1 KΩ
56	VXOOUT	2.9 V	Ο		VXO output (This pin is left open in Y/color difference input mode.)	V _{CC} 1 (56) (56) (60) (7) (7) (8) (9) (1) (1) (1) (1) (1) (1) (1) (1

Units (Capacitors: F, Resistors: Ω)

Pin No.	Pin	Pin voltage	I/O	Input handling	Pin function	Equivalent circuit
57	VXOIN	3.2 V	I		VXO input (This pin is left open in Y/color difference input mode.)	VCC ¹ 500 Ω
58	VREG	3.6 V	0		Regulator output Connect a 1-µF or larger external capacitor to this pin.	V _C C ¹ \$60 kΩ \$30 kΩ A11388
59	CIN	-	I		Inputs the video signal if a composite input is used. Inputs the chrominance signal if separate Y and C signals are used. (This pin is left open in Y/color difference input mode.)	V _{CC} 1 59 15 pF 20 kΩ ₹ 30 8 μ A A11389
60	START-UP	-	I		Connection for the capacitor that determines the time that the RGB outputs are held at the black level when power is first applied. Connect this pin to $V_{CC}1$ through a resistor of about $22~K\Omega$ if this function is not used. (Threshold level: $2.3~V$)	V _{DD} V _{CC} 1 V _{CC} 1 (60) 1 kΩ (60) 4 11390
61	Y-IN	3.1 V	I		Luminance (Y) signal input. The standard input signal level is 0.5 Vp-p (from the sync tip to the 100% white level.) The input should be provided with low impedance (under 75 Ω).	VCC ¹ 1 kΩ 70 μΑΘ GND1 A11391

Units (Capacitors: F, Resistors: Ω)

Pin No.	Pin	Pin voltage	I/O	Input handling	Pin function	Equivalent circuit
62	PICT	-	I		Used to adjustment the luminance signal frequency characteristics. Outlines are emphasized as the voltage is increased.	V _{CC} 1 20 kΩ 30 kΩ 10 kΩ BIAS 50 μ A Θ 50 μ A A11392
63	FOADJ	3.0 V	0		Filter adjustment resistor connection. The reference current is created by a 15-k Ω resistor connected to ground.	V _{CC} 1 1 kΩ 15 μAΘ GND1 A11393
64	PWRST	-	ı		Reset pin for the IC internal CMOS circuits. A capacitor should normally be connected between this pin and ground. (Threshold level: 2.2 V)	V _{DD} Θ2 μ Α 1 kΩ GND1 A11394

Digital Block Pin Functions

Units (Capacitors: F, Resistors: Ω)


Pin No.	Pin	Pin voltage	I/O	Input handling	Pin function	Equivalent circuit
9 10 11 33 34 35	VDIN CSH CSV SCLK DATA LOAD	V _{DD}	I	н	These input pins include internal pull-up resistors	V _{DD} 10 11 11 11 11 12 13 13 13 13 13 13 13 13 13 13
24 36	PANEL TEST	V _{SS} 2	I	L	These input pins include internal pull-down resistors	V _{DD} 36)24 W V _{SS} 2 ≤ 50 kΩ V _{SS} 2
12	RPD	-	0		Phase comparator output (tristate)	V _{DD} (12) V _{SS} 2 A11397
13	Vss1	-			VCO circuit digital system ground	
14 15	СКІ	-	I/O		Oscillator cell input and output	V _{DD} (14) (15) (15) (13) (14) (15) (14) (15) (14) (15) (14) (15) (14) (15) (15) (14) (15) (15) (14) (15) (15) (14) (15) (15) (15) (16) (17) (17) (17) (18) (18) (19) (19) (19) (19) (19) (19) (19) (19

(L: Pulled down, H: Pulled up)

Pin No.	Pin	Pin voltage	I/O	Input handling	Pin function	Equivalent circuit
16	V _{DD}	-			Digital system power supply	
17 18 19 20 21 22 23 25 26 27 28 29 30 32	XSTH STH CKH2 CKH1 PCG2 PCG1 HD XSTV STV CKV2 CKV1 XENB ENB VD	-	0		Digital block outputs	26 18 V _{DD} 27 19 (28 20) 29 21 17 (30) (22) 32 (25) V _{SS} ² A11399
31	V _{SS} 2	0 V			Digital system ground	

Electrical Characteristics Test Circuit

Units (Capacitors: F, Resistors: Ω)



Notes: 1. The crystal used is the Kinseki, Ltd. CX-5F
Frequency deviation: Under ±30 ppm, Frequency temperature
characteristics: ±30 ppm


NTSC: 3.579545 MHz PAL: 4.433619 MHz


- 2. Variable capacitance diode: 1T369 (Sony Corporation)
- 3. Inductance: 10 µH

4. Trap (TDK) NTSC: NLT4532-S3R6B PAL: NLT4532-S4R4

5. Resistor tolerance: ±2%, temperature coefficient: Under ±200 ppm.

Measurement Waveforms





- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any and all SANYO products described or contained herein fall under strategic products (including services) controlled under the Foreign Exchange and Foreign Trade Control Law of Japan, such products must not be exported without obtaining export license from the Ministry of International Trade and Industry in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of August, 1998. Specifications and information herein are subject to change without notice.