

LMH6503 Wideband, Low Power, Linear Variable Gain Amplifier

Check for Samples: [LMH6503](#)

FEATURES

- $V_S = \pm 5V$, $T_A = 25^\circ C$, $R_F = 1k\Omega$, $R_G = 174\Omega$, $R_L = 100\Omega$, $A_V = A_{V(MAX)} = 10$, Typical values unless specified.
- -3dB BW 135MHz
- Gain control BW 100MHz
- Adjustment range (typical over temp) 70dB
- Gain matching (limit) $\pm 0.7dB$
- Slew rate 1800V/ μs
- Supply current (no load) 37mA
- Linear output current $\pm 75mA$

- Output voltage ($R_L = 100\Omega$) $\pm 3.2V$
- Input voltage noise $6.6nV/\sqrt{Hz}$
- Input current noise $2.4pA/\sqrt{Hz}$
- THD (20MHz, $R_L = 100\Omega$, $V_O = 2V_{PP}$) -57dBc
- Replacement for CLC522

APPLICATIONS

- Variable attenuator
- AGC
- Voltage controller filter
- Multiplier

DESCRIPTION

The LMHTM6503 is a wideband DC coupled differential input voltage controlled gain stage followed by a high-speed current feedback Op Amp which can directly drive a low impedance load. Gain adjustment range is more than 70dB for up to 10MHz.

Maximum gain is set by external components and the gain can be reduced all the way to cut-off. Power consumption is 370mW with a speed of 135MHz. Output referred DC offset voltage is less than 350mV over the entire gain control voltage range. Device-to-device Gain matching is within 0.7dB at maximum gain. Furthermore, gain at any V_G is tested and the tolerance is guaranteed. The output current feedback Op Amp allows high frequency large signals (Slew Rate = 1800V/ μs) and can also drive heavy load current (75mA). Differential inputs allow common mode rejection in low level amplification or in applications where signals are carried over relatively long wires. For single ended operation, the unused input can easily be tied to ground (or to a virtual half-supply in single supply application). Inverting or non-inverting gains could be obtained by choosing one input polarity or the other.

To further increase versatility when used in a single supply application, gain control range is set to be from -1V to +1V relative to pin 11 potential (ground pin). In single supply operation, this ground pin is tied to a "virtual" half supply. Gain control pin has high input impedance to simplify its drive requirement. Gain control is linear in V/V throughout the gain adjustment range. Maximum gain can be set to be anywhere between 1V/V to 100V/V or higher. For linear in dB gain control applications, see LMH6502 datasheet.

The LMH6503 is available in the SOIC-14 and TSSOP-14 package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LMH is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.




Figure 1. Gain vs. V_G for Various Temperature

Typical Application




Figure 2. $A_{VMAX} = 10V/V$



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings ⁽¹⁾

ESD Tolerance: ⁽²⁾		
Human Body		2KV
Machine Model		200V
Input Current		±10mA
V _{IN} Differential		±(V ⁺ - V ⁻)
Output Current		120mA ⁽³⁾
Supply Voltages (V ⁺ - V ⁻)		12.6V
Voltage at Input/ Output pins		V ⁺ +0.8V, V ⁻ - 0.8V
Soldering Information:		
Infrared or Convection (20 sec)		235°C
Wave Soldering (10 sec)		260°C
Storage Temperature Range		-65°C to +150°C
Junction Temperature		+150°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications, see the Electrical Characteristics tables.
- (2) Human body model: 1.5kΩ in series with 100pF. Machine model: 0Ω in series with 200pF.
- (3) The maximum output current (I_{OUT}) is determined by device power dissipation limitations or value specified, whichever is lower.

Operating Ratings ⁽¹⁾

Supply Voltages (V ⁺ - V ⁻)		5V to 12V
Temperature Range		-40°C to +85°C
Thermal Resistance:	θ _{JA}	θ _{JC}
14-Pin SOIC	138°C/W	45°C/W
14-Pin TSSOP	160°C/W	51°C/W


- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications, see the Electrical Characteristics tables.

Electrical Characteristics⁽¹⁾

Unless otherwise specified, all limits guaranteed for $T_J = 25^\circ\text{C}$, $V_S = \pm 5\text{V}$, $A_{V(\text{MAX})} = 10$, $V_{\text{CM}} = 0\text{V}$, $R_F = 1\text{k}\Omega$, $R_G = 174\Omega$, $V_{\text{IN_DIFF}} = \pm 0.1\text{V}$, $R_L = 100\Omega$, $V_G = +1\text{V}$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min ⁽²⁾	Typ ⁽²⁾	Max ⁽²⁾	Units
Frequency Domain Response						
BW	-3dB Bandwidth	$V_{\text{OUT}} < 0.5\text{pp}$		135		MHz
		$V_{\text{OUT}} < 0.5\text{pp}$, $A_{V(\text{MAX})} = 100$		50		
GF	Gain Flatness	$V_{\text{OUT}} < 0.5\text{Vpp}$, $-1\text{V} < V_G < 1\text{V}$, $\pm 0.2\text{dB}$		40		MHz
Att Range	Flat Band (Relative to Max Gain) Attenuation Range ⁽³⁾	$\pm 0.2\text{dB}$ Flatness, $f < 30\text{MHz}$		20		MHz
		$\pm 0.1\text{dB}$, $f < 30\text{MHz}$		6.6		
BW Control	Gain Control Bandwidth	$V_G = 0\text{V}$ ⁽⁴⁾		100		MHz
PL	Linear Phase Deviation	DC to 60MHz		1.6		deg
G Delay	Group Delay	DC to 130MHz		2.6		ns
CT (dB)	Feed-through	$V_G = -1.2\text{V}$, 30MHz (Output Referred)		-48		dB
GR	Gain Adjustment Range	$f < 10\text{MHz}$		79		dB
		$f < 30\text{MHz}$		68		
Time Domain Response						
t_r , t_f	Rise and Fall Time	0.5V Step		2.2		ns
OS%	Overshoot	0.5V Step		10		%
SR	Slew Rate	4V Step ⁽⁵⁾		1800		V/ μs
ΔG Rate	Gain Change Rate	$V_{\text{IN}} = 0.3\text{V}$, 10%–90% of final output		4.6		dB/ns
Distortion & Noise performance						
HD2	2 nd Harmonic Distortion	$2V_{\text{pp}}$, 20MHz		-60		dBc
HD3	3 rd Harmonic Distortion	$2V_{\text{pp}}$, 20MHz		-61		dBc
THD	Total Harmonic Distortion	$2V_{\text{pp}}$, 20MHz		-57		dBc
$E_{\text{n tot}}$	Total Equivalent Input Noise	1MHz to 150MHz		6.6		$\text{nV}/\sqrt{\text{Hz}}$
I_{n}	Input Noise Current	1MHz to 150MHz		2.4		$\text{pA}/\sqrt{\text{Hz}}$
DG	Differential Gain	$f = 4.43\text{MHz}$, $R_L = 150\Omega$, Neg. Sync		0.15		%

- (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$.
- (2) Typical values represent the most likely parametric norm. Bold numbers refer to over temperature limits.
- (3) Flat Band Attenuation (Relative To Max Gain) Range Definition: Specified as the attenuation range from maximum which allows gain flatness specified (either $\pm 0.2\text{dB}$ or $\pm 0.1\text{dB}$), relative to $A_{V(\text{MAX})}$ gain. For example, for $f < 30\text{MHz}$, here are the Flat Band Attenuation ranges: $\pm 0.2\text{dB}$: 10V/V down to 1V/V = 20dB range $\pm 0.1\text{dB}$: 10V/V down to 4.7V/V = 6.5dB range
- (4) Gain Control Frequency Response Schematic:



- (5) Slew Rate is the average of the rising and falling rates.

Electrical Characteristics⁽¹⁾ (continued)

Unless otherwise specified, all limits guaranteed for $T_J = 25^\circ\text{C}$, $V_S = \pm 5\text{V}$, $A_{V(\text{MAX})} = 10$, $V_{\text{CM}} = 0\text{V}$, $R_F = 1\text{k}\Omega$, $R_G = 174\Omega$, $V_{\text{IN_DIFF}} = \pm 0.1\text{V}$, $R_L = 100\Omega$, $V_G = +1\text{V}$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (2)	Typ (2)	Max (2)	Units
DP	Differential Phase	$f = 4.43\text{MHz}$, $R_L = 150\Omega$, Neg. Sync		0.22		deg
DC & Miscellaneous Performance						
GACCU	Gain Accuracy (see Application Notes)	$V_G = 1.0\text{V}$		+0.25	+0.9/-0.4	dB
		$0\text{V} < V_G < 1\text{V}$		± 0.3	+1.3/-1.5	
		$-0.7\text{V} < V_G < 1\text{V}$		± 0.4	+4.4/-4.3	
G Match	Gain Matching (see Application Notes)	$V_G = 1.0$		–	± 0.7	dB
		$0 < V_G < 1\text{V}$		–	+1.7/-1.1	
		$-0.7\text{V} < V_G < 1\text{V}$		–	+4.0/-4.7	
K	Gain Multiplier (see Application Notes)		1.58 1.58	1.72	1.87 1.91	V/V
V_{CM}	Input Voltage Range	Pin 3 & 6 Common Mode, $ \text{CMRR} > 50\text{dB}$ ⁽⁶⁾	± 2.0 ± 1.80	± 2.2		V
$V_{\text{IN_DIFF}}$	Differential Input Voltage	Across pins 3 & 6	± 0.34 ± 0.28	± 0.37		V
$I_{\text{RG MAX}}$	R_G Current	Pins 4 & 5	± 1.70 ± 1.60	± 2.30		mA
I_{BIAS}	Bias Current	Pins 3 & 6 ⁽⁷⁾		11	18 20	μA
		Pins 3 & 6 ⁽⁷⁾ , $V_S = \pm 2.5\text{V}$		3	10 13	
TC_{BIAS}	Bias Current Drift	Pin 3 & 6 ⁽⁸⁾		100		$\text{nA}/^\circ\text{C}$
I_{OFF}	Offset Current	Pin 3 & 6		0.01	2.0 2.5	μA
$\text{TC}_{\text{I}_{\text{OFF}}}$	Offset Current Drift	⁽⁸⁾		5		$\text{nA}/^\circ\text{C}$
R_{IN}	Input Resistance	Pin 3 & 6		750		$\text{k}\Omega$
C_{IN}	Input Capacitance	Pin 3 & 6		5		pF
I_{V_G}	V_G Bias Current	Pin 2, $V_G = 1.4\text{V}$ ⁽⁷⁾		45		μA
$\text{TC}_{\text{I}_{\text{V}_G}}$	V_G Bias Drift	Pin 2 ⁽⁸⁾		20		$\text{nA}/^\circ\text{C}$
R_{V_G}	V_G Input Resistance	Pin 2		70		$\text{k}\Omega$
C_{V_G}	V_G Input Capacitance	Pin 2		1.3		pF
V_{OUT}	Output Voltage Range	$R_L = 100\Omega$	± 3.00 ± 2.97	± 3.20		V
		R_L Open	± 3.95 ± 3.90	± 4.05		
R_{OUT}	Output Impedance	DC		0.1		Ω
I_{OUT}	Output Current	$V_{\text{OUT}} \pm 4\text{V}$ from Rails	± 75 ± 70	± 90		mA
$V_{\text{O OFFSET}}$	Output Offset Voltage	$-1\text{V} < V_G < 1\text{V}$		± 80	± 350 ± 380	mV
+PSRR	+Power Supply Rejection Ratio (see ⁽⁹⁾)	Input Referred, 1V change, $V_G = 1.4\text{V}$		-80	-58 -56	dB
-PSRR	-Power Supply Rejection Ratio (see ⁽⁹⁾)	Input Referred, 1V change, $V_G = 1.4\text{V}$		-67	-57 -51	dB

(6) CMRR definition: $[\Delta V_{\text{OUT}}/\Delta V_{\text{CM}}/A_V]$ with 0.1V differential input voltage. ΔV_{OUT} is the change in output voltage with offset shift subtracted out.

(7) Positive current corresponds to current flowing in the device.

(8) Drift determined by dividing the change in parameter distribution at temperature extremes by the total temperature change.

(9) +PSRR definition: $[\Delta V_{\text{OUT}}/\Delta V^+]/A_V$, -PSRR definition: $[\Delta V_{\text{OUT}}/\Delta V^-]/A_V$ with 0.1V differential input voltage. ΔV_{OUT} is the change in output voltage with offset shift subtracted out.

Electrical Characteristics⁽¹⁾ (continued)

Unless otherwise specified, all limits guaranteed for $T_J = 25^\circ\text{C}$, $V_S = \pm 5\text{V}$, $A_{V(\text{MAX})} = 10$, $V_{\text{CM}} = 0\text{V}$, $R_F = 1\text{k}\Omega$, $R_G = 174\Omega$, $V_{\text{IN_DIFF}} = \pm 0.1\text{V}$, $R_L = 100\Omega$, $V_G = +1\text{V}$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (2)	Typ (2)	Max (2)	Units
CMRR	Common Mode Rejection Ratio (see ⁽¹⁰⁾)	Input Referred, $V_G = 1\text{V}$ $-1.8\text{V} < V_{\text{CM}} < 1.8\text{V}$		-67		dB
I_S	Supply Current	$R_L = \text{Open}$		37	50 53	mA
		$R_L = \text{Open}, V_S = \pm 2.5\text{V}$		12	20 23	

(10) CMRR definition: $[|\Delta V_{\text{OUT}}/\Delta V_{\text{CM}}|/A_V]$ with 0.1V differential input voltage. ΔV_{OUT} is the change in output voltage with offset shift subtracted out.

Connection Diagram





Figure 3. Top View


Typical Performance Charateristics

Unless otherwise specified: $V_S = \pm 5V$, $25^\circ C$, $V_G = V_{G_MAX}$, $V_{CM} = 0V$, $R_F = 1k\Omega$, $R_G = 174\Omega$, both inputs terminated in 50Ω , $R_L = 100\Omega$, Typical values, results referred to device output:


Small Signal Frequency Response ($A_V = 2$)




Large Signal Frequency Response ($A_V = 2$)




Frequency Response over Temperature ($A_V = 10$)




Frequency Response for Various V_G ($A_{VMAX} = 10$)




Frequency Response for Various V_G ($A_{VMAX} = 10$) ($\pm 2.5V$)




Small Signal Frequency Response



Large Signal Frequency Response




Frequency Response for Various V_G ($A_{VMAX} = 100$) (Small Signal)




Typical Performance Charateristics (continued)

Unless otherwise specified: $V_S = \pm 5V$, $25^\circ C$, $V_G = V_{G_MAX}$, $V_{CM} = 0V$, $R_F = 1k\Omega$, $R_G = 174\Omega$, both inputs terminated in 50Ω , $R_L = 100\Omega$, Typical values, results referred to device output:


Frequency Response for Various V_G ($A_{VMAX} = 100$) (Large Signal)




Gain Control Frequency Response




I_S vs. V_S




I_S vs. V_S



Input Bias Current vs. V_S









A_{VMAX} vs. V_S





Typical Performance Characteristics (continued)

Unless otherwise specified: $V_S = \pm 5V$, $25^\circ C$, $V_G = V_{G_MAX}$, $V_{CM} = 0V$, $R_F = 1k\Omega$, $R_G = 174\Omega$, both inputs terminated in 50Ω , $R_L = 100\Omega$, Typical values, results referred to device output:




Typical Performance Charateristics (continued)


Unless otherwise specified: $V_S = \pm 5V$, $25^\circ C$, $V_G = V_{G_MAX}$, $V_{CM} = 0V$, $R_F = 1k\Omega$, $R_G = 174\Omega$, both inputs terminated in 50Ω , $R_L = 100\Omega$, Typical values, results referred to device output:




Output Offset Voltage vs. V_{CM} (Typical Unit 1)




Output Offset Voltage vs. V_{CM} (Typical Unit 2)



Output Offset Voltage vs. V_{CM} (Typical Unit 3)




Feed through Isolation




Typical Performance Characteristics (continued)


Unless otherwise specified: $V_S = \pm 5V$, $25^\circ C$, $V_G = V_{G_MAX}$, $V_{CM} = 0V$, $R_F = 1k\Omega$, $R_G = 174\Omega$, both inputs terminated in 50Ω , $R_L = 100\Omega$, Typical values, results referred to device output:




Gain Flatness Frequency vs. Gain (1)




Group Delay vs. Frequency




K Factor vs. RG



Gain vs. VG Including Limits









BW vs. RF for Various RG



(1) Flat Band Attenuation (Relative To Max Gain) Range Definition: Specified as the attenuation range from maximum which allows gain flatness specified (either $\pm 0.2dB$ or $\pm 0.1dB$), relative to A_{V_MAX} gain. For example, for $f < 30MHz$, here are the Flat Band Attenuation ranges: $\pm 0.2dB$: 10V/V down to 1V/V = 20dB range $\pm 0.1dB$: 10V/V down to 4.7V/V = 6.5dB range

Typical Performance Charateristics (continued)


Unless otherwise specified: $V_S = \pm 5V$, $25^\circ C$, $V_G = V_{G_MAX}$, $V_{CM} = 0V$, $R_F = 1k\Omega$, $R_G = 174\Omega$, both inputs terminated in 50Ω , $R_L = 100\Omega$, Typical values, results referred to device output:




Typical Performance Characteristics (continued)

Unless otherwise specified: $V_S = \pm 5V$, $25^\circ C$, $V_G = V_{G_MAX}$, $V_{CM} = 0V$, $R_F = 1k\Omega$, $R_G = 174\Omega$, both inputs terminated in 50Ω , $R_L = 100\Omega$, Typical values, results referred to device output:


Output Offset Voltage vs. $\pm V_S$ for Various V_G (Typical Unit 3)




Gain vs. $V_G (\pm 2.5V)$




Noise vs. Frequency ($A_{VMAX} = 2$)




Noise vs. Frequency ($A_{VMAX} = 10$)



Noise vs. Frequency ($A_{VMAX} = 100$)




-1dB Compression




Typical Performance Charateristics (continued)

Unless otherwise specified: $V_S = \pm 5V$, $25^\circ C$, $V_G = V_{G_MAX}$, $V_{CM} = 0V$, $R_F = 1k\Omega$, $R_G = 174\Omega$, both inputs terminated in 50Ω , $R_L = 100\Omega$, Typical values, results referred to device output:


**Output Voltage
vs.
Output Current**




**HD2
vs.
POUT**




**HD3
vs.
POUT**




**THD
vs.
POUT**



**HD2 & HD3
vs.
VG**








**THD
vs.
VG**



Typical Performance Charateristics (continued)

Unless otherwise specified: $V_S = \pm 5V$, $25^\circ C$, $V_G = V_{G_MAX}$, $V_{CM} = 0V$, $R_F = 1k\Omega$, $R_G = 174\Omega$, both inputs terminated in 50Ω , $R_L = 100\Omega$, Typical values, results referred to device output:



Application Information

THEORY OF OPERATION

The LMH6503 is a linear wideband variable-gain amplifier as illustrated in Figure 4. A voltage input signal may be applied differentially between the two inputs ($+V_{IN}$, $-V_{IN}$), or single-endedly by grounding one of the two unused inputs. The LMH6503 input buffers convert the input voltage to a current (I_{RG}) that is a function of the differential input voltage ($V_{INPUT} = (+V_{IN}) - (-V_{IN})$) and the value of the gain setting resistor (R_G). This current (I_{RG}) is then mirrored to a gain stage with a current gain of K (1.72 nominal). The voltage controlled two-quadrant multiplier attenuates this current which is then converted to a voltage via the output amplifier. This output amplifier is a current feedback op amp configured as a Transimpedance amplifier. Its Transimpedance gain is the feedback resistor (R_F). The input signal, output, and gain control are all voltages. The output voltage can easily be calculated as shown in Equation 1:

$$V_{OUT} = I_{RG} \times K \times \left[\frac{V_G + 1}{2} \right] \times R_F \quad \text{FOR } -1 < V_G < +1 \quad (1)$$

Where $K = 1.72$ (Nominal)

since:

$$I_{RG} = \frac{V_{INPUT}}{R_G} \quad (2)$$

The gain of the LMH6503 is therefore a function of three external variables: R_G , R_F , and V_G as expressed in Equation 2:

$$A_V = \frac{R_F}{R_G} \times 1.72 \times \left[\frac{V_G + 1}{2} \right] \quad (3)$$

The gain control voltage (V_G) has an ideal input range of $-1V < V_G < +1V$. At $V_G = +1V$, the gain of the LMH6503 is at its maximum as expressed in Equation 3:

$$A_V = 1.72 \frac{R_F}{R_G} \quad (4)$$

Notice also that Equation 3 holds for both differential and single ended operation.




Figure 4. LMH6503 Functional Block Diagram

CHOOSING R_F AND R_G

R_G is calculated from Equation 4. $V_{INPUTMAX}$ is the maximum peak

$$R_G = \frac{V_{INPUTMAX}}{I_{RGMAX}} \quad (5)$$

input voltage (V_{pk}) determined by the application. I_{RGMAX} is the maximum allowable current through R_G and is typically 2.3mA. Once A_{VMAX} is determined from the minimum input and desired output voltages, R_F is then determined using Equation 5. These values of R_F and R_G are

$$R_F = \frac{1}{K} * R_G * A_{VMAX} \tag{6}$$

the minimum possible values that meet the input voltage and maximum gain constraints. Scaling the resistor values will decrease bandwidth and improve stability.

Figure 5 illustrates the resulting LMH6503 bandwidths as a function of the maximum (y axis) and minimum (related to x axis) input voltages when V_{OUT} is held constant at $1V_{PP}$.




Figure 5. Bandwidth vs. V_{INMAX} and A_{VMAX}

ADJUSTING OFFSETS

Treating the offsets introduced by the input and output stages of the LMH6503 is accomplished with a two step process. The offset voltage of the output stage is treated by first applying $-1.1V$ on V_G , which effectively isolates the input stage and multiplier core from the output stage. As illustrated in Figure 6, the trim pot located at R_{14} on the LMH6503 Evaluation Board (CLC730033) should then be adjusted in order to null the offset voltage seen at the LMH6503's output (pin 10).




Figure 6. Nulling the Output Offset Voltage

Once this is accomplished, the offset errors introduced by the input stage and multiplier core can then be treated. The second step requires the absence of an input signal and matched source impedances on the two input pins in order to cancel the bias current errors. This done, then $+1.1V$ should be applied to V_G and the trim pot located at R_{10} adjusted in order to null the offset voltage seen at the LMH6503's output. If a more limited gain range is anticipated, the above adjustments should be made at these operating points. These steps will minimize the output offset voltage. However, since the offset term itself varies with the gain setting, the correction is not perfect and some residual output offset will remain.

GAIN ACCURACY

Defined as the ratio of measured gain (V/V), at a certain V_G , to the best fit line drawn through the typical gain (V/V) distribution for $-1V < V_G < 1V$ (results expressed in dB) (See Figure 7). The best fit gain (A_V) is given by:

$$A_V (V/V) = 4.87V_G + 4.61 \tag{7}$$

$$\text{For: } -1V \leq V_G \leq +1V, R_F = 1k\Omega, R_G = 174\Omega \tag{8}$$

For a V_G range, the value specified in the tables represents the worst case accuracy over the entire range. The "Typical" value would be the worst case ratio between the "Typical Gain" and the best fit line. The "Max" value would be the worst case between the max/min gain limit and the best fit line.

GAIN MATCHING

Defined as the limit on gain variation at a certain V_G (expressed in dB) (See Figure 7). Specified as "Max" only (no "Typical"). For a V_G range, the value specified represents the worst case matching over the entire range. The "Max" value would be the worst case ratio between the max/min gain limit and the typical gain.




Figure 7. Gain Accuracy and Gain Matching Parameters Defined

NOISE

Figure 8 describes the LMH6503's output-referred spot noise density as a function of frequency with $A_{VMAX} = 10V/V$. The plot includes all the noise contributing terms. However, with both inputs terminated in 50Ω , the input noise contribution is minimal. At $A_{VMAX} = 10V/V$, the LMH6503 has a typical flat-band input-referred spot noise density (e_{in}) of $6.6nV/\sqrt{Hz}$. For applications with $-3dB$ BW extending well into the flat-band region, the input RMS voltage noise can be determined from the following single-pole model:

$$V_{RMS} = e_{in} * \sqrt{1.57 * (-3dB \text{ BANDWIDTH})} \tag{9}$$




Figure 8. Output Referred Voltage Noise vs. Frequency

CIRCUIT LAYOUT CONSIDERATIONS

Good high-frequency operation requires all of the de-coupling capacitors shown in [Figure 9](#) to be placed as close as possible to the power supply pins in order to insure a proper high-frequency low-impedance bypass. Adequate ground plane and low inductive power returns are also




Figure 9. Required Power Supply Decoupling

required of the layout. Minimizing the parasitic capacitances at pins 3, 4, 5, 6, 9, 10 and 12 will assure best high frequency performance. The parasitic inductance of component leads or traces to pins 4, 5 and 9 should also be kept to a minimum. Parasitic or load capacitance, C_L , on the output (pin 10) degrades phase margin and can lead to frequency response peaking or circuit oscillation. The LMH6503 is fully stable when driving a 100Ω load. With reduced load (e.g. 1kΩ) there is a possibility of instability at very high frequencies beyond 400MHz especially with a capacitive load. When the LMH6503 is connected to a light load as such, it is recommended to add a snubber network to the output (e.g. 100Ω and 39pF in series tied between the LMH6503 output and ground). C_L can also be isolated from the output by placing a small resistor in series with the output (pin 10).

Component parasitics also influence high frequency results. Therefore it is recommended to use metal film resistors such as RN55D or leadless components such as surface mount devices. High profile sockets are not recommended.

National Semiconductor suggests the following evaluation board as a guide for high frequency layout and as an aid in device testing and characterization:

Device	Package	Evaluation Board Part Number
LMH6503MA	SOIC-14	CLC730033
LMH6503MT	TSSOP-14	CLC730146

The evaluation board is shipped when a device sample request is placed with National Semiconductor.

SINGLE SUPPLY OPERATION

It is possible to operate the LMH6503 with a single supply. To do so, tie pin 11 (GND) to a potential about mid point between V^+ and V^- . Two examples are shown in [Figure 10](#) & [Figure 11](#).




Figure 10. AC Coupled Single Supply VGA




Figure 11. Transformer Coupled Single Supply VGA

OPERATING AT LOWER SUPPLY VOLTAGES

The LMH6503 is rated for operation down to 5V supplies ($V^+ - V^-$). There are some specifications shown for operation at $\pm 2.5V$ within the data sheet (i.e. Frequency Response, CMRR, PSRR, Gain vs. V_G , etc.). Compared to $\pm 5V$ operation, at lower supplies:

- a) V_G range constricts. Referring to Figure 12, note that V_{G_MAX} (V_G voltage required to get maximum gain) is $0.5V$ ($V_S = \pm 2.5V$) compared to $1.0V$ for $V_S = \pm 5V$. At the same time, gain cut-off (V_{G_MIN}) would shift to $-0.5V$ from $-1V$ with $V_S = \pm 5V$.
Table 1 shows the approximate expressions for various V_G voltages as a function of V^- :

Table 1. Table 1: V_G Definition Based on V^-

V_G	Definition	Expression (V)
V_{G_MIN}	Gain Cut-off	$0.2 \times V^-$
V_{G_MID}	$A_{VMAX}/2$	0
V_{G_MAX}	A_{VMAX}	$-0.2 \times V^-$

- b) V_{G_LIMIT} (maximum permissible voltage on V_G) is reduced. This is due to limitations within the device arising from transistor headroom. Beyond this limit, device performance will be affected (non-destructive). Referring to Figure 12, note that with $V^+ = 2.5V$, and $V^- = -4V$, V_{G_LIMIT} is approaching V_{G_MAX} and already "Max gain" is reduced by 1dB. This means that operating under these conditions has reduced the maximum permissible voltage on V_G to a level below what is needed to get Max gain. If supply voltages

are asymmetrical, reference [Figure 12](#) and [Figure 13](#) plots to make sure the region of operation is not overly restricted by the "pinching" of V_{G_LIMIT} , and V_{G_MAX} curves.

- c) "Max_gain" reduces. There is an intrinsic reduction in max gain when the total supply voltage is reduced (see Typical Performance Characteristics plots for Gain vs. V_G ($V_S = \pm 2.5V$). In addition, there is the more drastic mechanism described in "b" above and shown in [Figure 12](#).

Similar plots for $V^+ = 5V$ operation are shown in [Figure 13](#) for comparison and reference.




Figure 12. V_{G_MAX} , V_{G_LIMIT} , & Max-gain vs. V^- ($V^+ = 2.5V$)




Figure 13. V_{G_MAX} , V_{G_LIMIT} , & Max-gain vs. V^- ($V^+ = 5V$)

Application Circuits

FOUR-QUADRANT MULTIPLIER

Applications requiring multiplication, squaring or other non-linear functions can be implemented with four-quadrant multipliers. The LMH6503 implements a four-quadrant multiplier as illustrated in [Figure 14](#):




Figure 14. Four Quadrant Multiplier

FREQUENCY SHAPING

Frequency shaping and bandwidth extension of the LMH6503 can be accomplished using parallel networks connected across the R_G ports. The network shown in the Figure 15 schematic will effectively extend the LMH6503's bandwidth.




Figure 15. Frequency Shaping

2nd ORDER TUNABLE BANDPASS FILTER

The LMH6503 Variable-Gain Amplifier placed into a feedback loop provides signal processing function such as in a 2nd order tunable bandpass filter. The center frequency of the 2nd order bandpass shown in Figure 16 is adjusted through the use of the LMH6503's gain control voltage, V_G. The integrators implemented with two sections of a LMH6682, provide the coefficients for the transfer function.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Samples (Requires Login)
LMH6503MA	ACTIVE	SOIC	D	14	55	TBD	CU SNPB	Level-1-235C-UNLIM	
LMH6503MA/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	
LMH6503MAX	ACTIVE	SOIC	D	14	2500	TBD	CU SNPB	Level-1-235C-UNLIM	
LMH6503MAX/NOPB	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	
LMH6503MT	ACTIVE	TSSOP	PW	14	94	TBD	CU SNPB	Level-1-260C-UNLIM	
LMH6503MT/NOPB	ACTIVE	TSSOP	PW	14	94	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	
LMH6503MTX	ACTIVE	TSSOP	PW	14	2500	TBD	CU SNPB	Level-1-260C-UNLIM	
LMH6503MTX/NOPB	ACTIVE	TSSOP	PW	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH6503MAX	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LMH6503MAX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LMH6503MTX	TSSOP	PW	14	2500	330.0	12.4	6.95	8.3	1.6	8.0	12.0	Q1
LMH6503MTX/NOPB	TSSOP	PW	14	2500	330.0	12.4	6.95	8.3	1.6	8.0	12.0	Q1


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH6503MAX	SOIC	D	14	2500	349.0	337.0	45.0
LMH6503MAX/NOPB	SOIC	D	14	2500	349.0	337.0	45.0
LMH6503MTX	TSSOP	PW	14	2500	349.0	337.0	45.0
LMH6503MTX/NOPB	TSSOP	PW	14	2500	349.0	337.0	45.0

D (R-PDSO-G14)


PLASTIC SMALL OUTLINE





- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - $\triangle C$ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - $\triangle D$ Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AB.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



4040064-3/G 02/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 -  C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 -  D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com