

# LM8850 High-Performance, Step-Up DC-DC Converter for High-Power Applications in Mobile Devices

Check for Samples: [LM8850](#)

## FEATURES

- 6 $\mu$ A typ. quiescent current
- $V_{OUT} = 3.6V$  to 5.7V (max  $V_O = 5.7V$ )
- Operates from a single lithium ion cell (2.3V to 5.5V)
- 8 user-selectable output voltages via I<sup>2</sup>C
- High-speed 3.4 MHz I<sup>2</sup>C-compatible interface
- Up to 1.0A maximum load current capability
- 4 levels of current limiting
- Auto-mode operation and Forced PWM
- 2.5 MHz switching frequency (typ.)
- $\pm 2.5\%$  DC output voltage precision
- 1.0  $\mu$ H inductor (2520 case size)
- 4.7  $\mu$ F input and output capacitors (0603 case size)
- PGOOD signal

- True shutdown isolation
- Output over-voltage protection
- Internal active voltage balancing for supercapacitors
- micro SMD 9-bump package
  - (1.58 mm x 1.62 mm x 0.35 mm)(0.5 mm pitch)

## APPLICATIONS

- Flash LED
- Mobile Phones
- WiMAX
- USB
- Audio Amplifier

## DESCRIPTION

LM8850 is a step-up DC-DC converter optimized for use with a supercapacitor to protect a battery from power surges and enable new high power applications in mobile device architectures. The device creates an ideal rail from 3.6V to 5.7V boosting from a single Li-Ion cell with an input voltage range of 2.3V to 5.5V; Target  $V_{OUT}$  must be at least 10% higher than  $V_{IN}$ .

An I<sup>2</sup>C interface controlling multiple output voltage settings, input current limits, and load currents up to 1A provides superior user flexibility. The LM8850 operates in Auto mode, where the converter is in PFM mode at light loads and switches to PWM mode at heavy loads. Hysteretic PFM extends the battery life by reduction of the quiescent current to 6 $\mu$ A (typ.) during light load and standby conditions. Synchronous operation provides true shutdown isolation and improves its efficiency at medium-to-full load conditions.

High-switching frequency enables smaller passive components. Internal compensation is used for a broader range of inductor and output capacitor values to meet system demand and achieve small system solution size.


LM8850 is available in a 9-bump ultra-thin micro SMD package. Only four external surface-mount components, a 1.0  $\mu$ H inductor, a 4.7  $\mu$ F for input capacitor, 4.7  $\mu$ F for output capacitor and 0.05F-1.0F supercapacitor for energy storage are required.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

Typical Application Circuit



Connection Diagram and Package Mark Information




Figure 1. 9-Bump ultra-thin micro SMD Package

Note: The package marking “X” denotes the date code, “V” is a National Semiconductor internal code of die traceability.

Pin Functions

Pin Descriptions

Pin #	Name	Description
A1	VIN	Power Supply Input. Connect to input filter capacitor (See Typical Application Circuit)
A2	SW	Switching node. Connection to the internal NFET switch and PFET synchronous rectifier
A3	GND	Ground Pin
B1	SDA	I <sup>2</sup> C data (Use a 2kΩ pull-up resistor)
B2	PG	Power Good indicator
B3	VOUT	Output pin.
C1	SCLK	I <sup>2</sup> C Clock (Use a 2kΩ pull-up resistor)
C2	EN	Enable pin. The device is in shutdown when voltage to this pin is <0.4V and enabled when >1.2V. Do not leave this pin floating.
C3	BAL	Balancing pin for active voltage balancing of supercapacitor



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### Absolute Maximum Ratings <sup>(1)</sup>

VIN Pin to GND	-0.2V to 6.5V
EN, PG, SDA, SCLK pins to GND	-0.2V to 6.0V
VOUT to GND	(GND-0.2V) to 6.5V
SW pin to GND	-0.2V to 6.5V
BAL to GND	-0.2V to 6.0V
Junction Temperature (T <sub>J-MAX</sub> )	+150°C
Storage Temperature Range	-65°C to +150°C
Continuous Power Dissipation <sup>(2)</sup>	Internally Limited
Maximum Lead Temperature (Soldering, 10 sec.)	260°C
ESD Rating <sup>(3)</sup>	
Human Body Model	2kV
Machine Model	200V
Charged Device Model	1250V

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.
- (2) Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T<sub>J</sub> = 150°C (typ.) and disengages at T<sub>J</sub> = 140°C (typ.).
- (3) The Human Body Model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin. MIL-STD-883-3015.7.

### Operating Ratings <sup>(1) (2)</sup>

Input Voltage Range	2.3V to 5.5V
Recommended Load Current	0mA to 1.0A
Junction Temperature (T <sub>J</sub> ) Range	-40°C to +125°C
Ambient Temperature (T <sub>A</sub> ) Range <sup>(3)</sup>	-40°C to +85°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.
- (2) All voltages are with respect to the potential at the GND pin.
- (3) In applications where high power dissipation and/or poor package resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T<sub>A-MAX</sub>) is dependent on the maximum operating junction temperature (T<sub>J-MAX-OP</sub> = 125°C), the maximum power dissipation of the device in the application (P<sub>D-MAX</sub>) and the junction-to-ambient thermal resistance of the part/package (θ<sub>JA</sub>) in the application, as given by the following equation: T<sub>A-MAX</sub> = T<sub>J-MAX</sub> - (θ<sub>JA</sub> × P<sub>D-MAX</sub>).

### Thermal Properties

Junction-to-Ambient Thermal Resistance (θ <sub>JA</sub> ) (micro SMD) <sup>(1)</sup>	70°C/W
--	--------

- (1) Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high power dissipation exists, special care must be given to thermal dissipation issues in board design.

## Electrical Characteristics (1) (2) (3) (4)

Limits in standard typeface are for  $T_A = 25^\circ\text{C}$ . Limits in **boldface** type apply over the operating junction temperature range ( $-40^\circ\text{C} \leq T_J = T_A \leq +85^\circ\text{C}$ ). Unless otherwise noted, specifications apply to the LM8850 open loop Typical Application Circuit with  $V_{IN} = EN = 3.6\text{V}$ .


Symbol	Parameter	Condition	Min	Typ	Max	Units
$V_{OUT}$	Output Voltage	$I_{OUT} = 0\text{mA}$ , $V_{OUT} = 5\text{V}$	<b>-2.5</b>		<b>+2.5</b>	%
$V_{OUT}$	Output Voltage Range Register 0	VSEL bits = 0 0 0		3.6		V
		VSEL bits = 0 0 1		3.9		
		VSEL bits = 0 1 0		4.2		
		VSEL bits = 0 1 1		4.5		
	Output Voltage Range Register 1	VSEL bits = 1 0 0		4.7		
		VSEL bits = 1 0 1		5.0		
		VSEL bits = 1 1 0		5.3		
		VSEL bits = 1 1 1		5.7		
$I_{SHDN}$	Shutdown Supply Current		0.4	<b>3</b>	$\mu\text{A}$	
$I_{Q\_PFM}$	Quiescent Current in PFM Mode		6	<b>10</b>		
$I_{Q\_PWM}$	Quiescent Current in PWM Mode		330	<b>500</b>		
$R_{DS(on)} (NFET)$	Pin-Pin Resistance for Sync NFET	$V_{IN} = V_{GS} = 3.6\text{V}$		200		m $\Omega$
$R_{DS(on)} (PFET)$	Pin-Pin Resistance for PFET	$V_{IN} = V_{GS} = 5.0\text{V}$		215		
$I_{LIM}$	Switch Peak Current Limit	ISEL bits = 111 $V_{IN} = 4.5\text{V}$	<b>1350</b>	1500	<b>1650</b>	mA
		ISEL bits = 101 $V_{IN} = 4.5\text{V}$	<b>923</b>	1025	<b>1128</b>	
		ISEL bits = 011 $V_{IN} = 4.5\text{V}$	<b>666</b>	740	<b>814</b>	
		ISEL bits = 001 $V_{IN} = 4.5\text{V}$	<b>477</b>	530	<b>583</b>	
$T_{ON}$	Turn on Time	$T_{ON} = 00$		5		secs.
		$T_{ON} = 01$		7.5		
		$T_{ON} = 10$		10		
		$T_{ON} = 11$		12.5		
$I_{EN}$	Pin Input current	EN		0.01	1	$\mu\text{A}$
$F_{OSC}$	Internal Oscillator Frequency		<b>2.25</b>	2.5	<b>2.75</b>	MHz
$V_{IH}$	Logic High Input		<b>1.2</b>			V
$V_{IL}$	Logic Low Input				<b>0.4</b>	
$V_{OH}$	Logic Output High		<b>1.2</b>			
$V_{OL}$	Logic Output Low				<b>0.4</b>	

- (1) All voltages are with respect to the potential at the GND pin.
- (2) Min and Max limits are guaranteed by design, test or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm.
- (3) The parameters in the electrical characteristic table are tested under open loop conditions at  $V_{IN} = 3.6\text{V}$  unless otherwise specified. For performance over the input voltage range and closed loop condition, refer to the datasheet curves.
- (4) Open-loop Electrical Characteristics taken without supercapacitor.

## Dissipation Rating Table




$\theta_{JA}$	$T_A \leq 25^\circ\text{C}$ Power Rating	$T_A \leq 60^\circ\text{C}$ Power Rating	$T_A \leq 85^\circ\text{C}$ Power Rating
70°C/W	1500 mW	980 mW	600 mW

Block Diagram




### Typical Performance Characteristics


Unless otherwise noted:  $V_{OUT} = 5.0V$ ,  $T_A = 25^\circ C$ , Supercapacitor = TDK EDLC272020–501–2F–50).




**Efficiency,  $V_{OUT} = 5V$ , PWM Mode,  $25^\circ C$**




**Efficiency Room temp, 100 mV PFM ripple**




**Efficiency over PFM ripple,  $V_{IN} = 3.9V$ , Room Temp**



**Line Regulation,  $V_{OUT} 5V$   
 $V_{IN} = 3.6V$ , 100 mV Ripple, Auto Mode**




**Load Regulation,  $V_{OUT} 5V$ ,  
 $V_{IN} = 3.6V$ , 100 mV Ripple, Auto Mode**




### Typical Performance Characteristics (continued)

Unless otherwise noted:  $V_{OUT} = 5.0V$ ,  $T_A = 25^\circ C$ , Supercapacitor = TDK EDLC272020–501–2F–50).


**Line Regulation,  $V_{OUT} 5V$ ,  
250 mA Load, 100 mV Ripple, Auto Mode**




**Startup  $V_{IN} 2.7V$ ,  $V_{OUT} 5.3V$ ,  
5sec Delay, Room Temp**




**Input Current and  $V_{OUT}$ , 1.5A Current Limit**




**Osc Freq Error Normalized to 3.6V**



**Startup  $V_{IN} 3.6V$ ,  $V_{OUT} 5.0V$ ,  
5sec Delay, Room Temp**




**Input Current and  $V_{OUT}$ , 500 mA Current Limit**




### Typical Performance Characteristics (continued)

Unless otherwise noted:  $V_{OUT} = 5.0V$ ,  $T_A = 25^\circ C$ , Supercapacitor = TDK EDLC272020–501–2F–50).


**Line Transient**  
 $V_{IN} = 2.7V - 3.6V$ ,  $I_{LOAD} = 600\text{ mA}$




**Line Transient**  
 $V_{IN} = 3.6V - 4.2V$ ,  $I_{LOAD} = 600\text{ mA}$




**Load Transient**  
 $V_{IN} = 2.7V$ ,  $V_{OUT} = 5.0V$ ,  $I_{LOAD} = 0-1000\text{ mA}$




**Load Transient**  
 $V_{IN} = 2.7V$ ,  $V_{OUT} = 5.0V$ ,  $I_{LOAD} = 1000-0\text{ mA}$



**Load Transient**  
 $V_{IN} = 3.6V$ ,  $V_{OUT} = 5.0V$ ,  $I_{LOAD} = 200-800\text{ mA}$




**Load Transient**  
 $V_{IN} = 3.6V$ ,  $V_{OUT} = 5.0V$ ,  $I_{LOAD} = 800-200\text{ mA}$



### Typical Performance Characteristics (continued)

Unless otherwise noted:  $V_{OUT} = 5.0V$ ,  $T_A = 25^\circ C$ , Supercapacitor = TDK EDLC272020–501–2F–50).



## Operation Description

### LM8850 FUNCTIONALITY

The LM8850, a high-efficiency, step-up DC-DC switching boost converter, delivers a constant voltage from a stable DC input voltage source. Using a voltage mode architecture with synchronous rectification, the LM8850 has the ability to deliver up to 600 mA of load current, depending on the input voltage, output voltage, ambient temperature, and the inductor chosen.

There are three modes of operation depending on the current required - PWM (Pulse Width Modulation), PFM (Pulse Frequency Modulation), and shutdown. The device operates in PWM mode at load currents of approximately 200 mA or higher. Lighter output current loads cause the device to automatically switch into PFM for reduced current consumption ( $I_q = 6\mu A$  typ). Shutdown mode turns off the voltage regulation and offers the lowest current consumption ( $I_{SHUTDOWN} = 0.4\mu A$  typ).

Once enabled, the LM8850 charges the supercapacitor utilizing all of the default settings in the registers. The I<sup>2</sup>C must be used to change the default settings and this can only be done with the LM8850 enabled. Once a register is written to, the changes will transition immediately. Every time the EN pin transitions from VIL to VIH, registers 0 and 1 are reset to their default settings and any settings need to be rewritten into the appropriate registers.

### AUTO MODE

The LM8850 utilizes AUTO mode to reduce the amount of energy required to maintain the regulated output voltage under light load conditions. The transition from Auto mode to PWM mode varies depending on input voltage and output voltage. For an output voltage of 5.0V and an input voltage of 3.6V, the transition will occur around 225 mA.

Auto mode can only be used with a supercapacitor. If no supercapacitor is being used in the circuit, Auto-Mode must be disabled via I<sup>2</sup>C.

### V<sub>RIPPLE</sub>

The ripple voltage used in Auto-Mode is programmable via I<sup>2</sup>C. The ripple voltage can be set to 50, 100, 200 and 250 mV. The larger the ripple voltage, the more constant energy will be supplied by the supercapacitor. The regulator will remain asleep until the effective energy to reduce the supercapacitor's voltage by the ripple value has been used by the load.

## POWER GOOD

The Power Good signal is both an output and a read only register bit. The Power Good signal will have a  $V_{OH}$  value if the  $V_{OUT}$  is greater than 85% of its programmed value. This is a typical value for 5.0V and 3.6V  $V_{IN}$ . The typical value will vary based on input and output voltage.

## PROGRAMMABLE $V_{OUT}$

The output voltage of the LM8850 can be programmed via I<sup>2</sup>C to any of 8 different values: 3.6, 3.9, 4.2, 4.5, 4.7, 5.0, 5.3, and 5.7V. The only requirement is that the input voltage must remain 10% below the desired output voltage for it to remain in regulation. The output voltage can be changed while the part is enabled and regulating. The transition time will depend on load conditions.

## TURN-ON TIME

The LM8850 has four programmable turn time values, 5, 7.5, 10, and 12.5 seconds. During the turn on time, the LM8850 is ramping to the output voltage while limiting the inrush current which charges the supercapacitor.

## BALANCING CIRCUIT

The LM8850 has an internal balancing circuit that helps maintain voltage balance between the two capacitors within the super capacitor. The BAL pin regulates a voltage of  $V_{OUT}/2$  between the two capacitors. If one capacitor is overcharged or less charged, the LM8850 will use the balancing circuit to correct this charge imbalance. The balancing circuit can be turned off/on via the I<sup>2</sup>C registers (BALMODE – Control Reg01, bit 3). The balancing circuit also has the ability to stay ON even after the LM8850 is shutting down (BAL – Control Reg00, bit 4).

## I<sup>2</sup>C Interface


Control of LM8850 is done via I<sup>2</sup>C compatible interface. This includes switch over from AUTO to PWM mode, adjustment of current limit, output voltage, PFM Hysteresis voltage, and start-up time. The I<sup>2</sup>C interface can also switch the active voltage balance circuit ON during shutdown. Additionally, there is a flag bit that reads back PGOOD condition.

## I<sup>2</sup>C SIGNALS

In I<sup>2</sup>C-compatible mode, the SCL pin is used for the I<sup>2</sup>C clock and the SDA pin is used for the I<sup>2</sup>C data. Both these signals need a pull-up resistor according to I<sup>2</sup>C specification. The values of the pull-up resistors are determined by the capacitance of the bus. See I<sup>2</sup>C specification from Philips for further details. Signal timing specifications are according to the I<sup>2</sup>C bus specification. Maximum frequency is 400 kHz or 3.4 MHz if in High-Speed Mode.

## I<sup>2</sup>C DATA VALIDITY


The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when CLK is LOW.



**Figure 2. I<sup>2</sup>C Signals: Data Validity**

### I<sup>2</sup>C START AND STOP CONDITIONS

START and STOP bits classify the beginning and the end of the I<sup>2</sup>C session. START condition is defined as SDA signal transitioning from HIGH to LOW while SCL line is HIGH. STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The I<sup>2</sup>C master always generates START and STOP bits. The I<sup>2</sup>C bus is considered to be busy after START condition and free after STOP condition. During data transmission, I<sup>2</sup>C master can generate repeated START conditions. First START and repeated START conditions are equivalent, function-wise.




**Figure 3. START and STOP Conditions**

**TRANSFERRING DATA**


Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. All clock pulses are generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the ninth clock pulse, signifying an acknowledge. A receiver which has been addressed must generate an acknowledge after each byte has been received.

After the START condition, the I<sup>2</sup>C master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W). The LM8850 address is 0x60. the eighth bit, a “0” indicates a WRITE and a “1” indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.

**Chip address: 60h**




**Figure 4. I<sup>2</sup>C Chip Address**



**Figure 5. I<sup>2</sup>C Write Cycle**

w = write (SDA = “0”)
r = read (SDA = “1”)
ack = acknowledge (SDA pulled down by either master or slave)
rs = repeated start
id = chip address

When a READ function is to be accomplished, a WRITE function must precede the READ function as shown in the Read Cycle waveform.



**Figure 6. I<sup>2</sup>C Read Cycle**

### HIGH-SPEED, 3.4 MHZ MODE

High-speed mode is entered by:


1. Start condition;
2. Chip Address: 0000 1XXXX (X = don't care);
3. Wait a clock for the acknowledge;
4. Now everything is in HS mode...do a repeated start (do NOT do a "stop" then a "start" because a "stop" kicks the part out of HS mode);
5. Send read or writes in HS mode. (Remember to use "repeated starts" between commands.); then
6. When you are done with the last command send a "stop" condition to put the part back into regular 400 kHz mode.


### I<sup>2</sup>C-COMPATIBLE CHIP ADDRESS

The device address for LM8850 is 60 (HEX).

**Table 1. Register Information and Details**

Register name	Location	Type	Register
CONTROL	0	R/W	Control Register 1
CONTROL	1	R/W	Control Register 2





**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Samples (Requires Login)
LM8850URE/NOPB	ACTIVE	DSBGA	YPD	9	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	
LM8850URX/NOPB	ACTIVE	DSBGA	YPD	9	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.


**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM8850URE/NOPB	DSBGA	YPD	9	250	178.0	8.4	1.7	1.75	0.56	4.0	8.0	Q1
LM8850URX/NOPB	DSBGA	YPD	9	3000	178.0	8.4	1.7	1.75	0.56	4.0	8.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM8850URE/NOPB	DSBGA	YPD	9	250	203.0	190.0	41.0
LM8850URX/NOPB	DSBGA	YPD	9	3000	206.0	191.0	90.0

YPD0009



URA09XXX (Rev A)

D: Max = 1.655 mm, Min = 1.554 mm  
E: Max = 1.614 mm, Min = 1.514 mm

4215145/A 12/12

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  
B. This drawing is subject to change without notice.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)