PRELIMINARY PRODUCT SPECIFICATIONS

Integrated Circuits Group

LH28F320BFHG-PBTLZN

Flash Memory 32M (2M × 16)

(Model No.: LHF32FZN)

Spec No.: FM017010 Issue Date: July 12, 2001

LHF32FZN

- SHARP
 - Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
 - When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools
 - Audiovisual equipment
 - Home appliance
 - Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment <u>which demands high</u> reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
 - Please direct all queries regarding the products covered herein to a sales representative of the company.



CONTENTS

PAGE

PAGE

| 0.75mm pitch 48-Ball CSP (7mm×7mm) Pinout 3 |
|-------------------------------------------------------------------------------------|
| Pin Descriptions 4 |
| Simultaneous Operation Modes Allowed with Four Planes 5 |
| Memory Map 6 |
| Identifier Codes and OTP Address for Read Operation 7 |
| Identifier Codes and OTP Address for Read Operation on Partition Configuration 7 |
| OTP Block Address Map for OTP Program |
| Bus Operation |
| Command Definitions 10 |
| Functions of Block Lock and Block Lock-Down 12 |
| Block Locking State Transitions upon Command Write 12 |
| Block Locking State Transitions upon WP# Transition 13 |
| Status Register Definition 14 |
| |

| Extended Status Register Definition 15 |
|---------------------------------------------------------------------------------------------|
| Partition Configuration Register Definition 16 |
| Partition Configuration 16 |
| 1 Electrical Specifications 17 |
| 1.1 Absolute Maximum Ratings 17 |
| 1.2 Operating Conditions 17 |
| 1.2.1 Capacitance 18 |
| 1.2.2 AC Input/Output Test Conditions 18 |
| 1.2.3 DC Characteristics 19 |
| 1.2.4 AC Characteristics - Read-Only Operations |
| 1.2.5 AC Characteristics - Write Operations |
| 1.2.6 Reset Operations 26 |
| |
| 1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance |

1

LHF32FZN



- CMOS Process (P-type silicon substrate)
- Not designed or rated as radiation hardened

The product, which is 4-Plane Page Mode Dual Work (Simultaneous Read while Erase/Program) Flash memory, is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at $V_{CC}=2.7V-3.6V$ and $V_{PP}=1.65V-3.6V$ or 11.7V-12.3V. Its low voltage operation capability greatly extends battery life for portable applications.

The product provides high performance asynchronous page mode. It allows code execution directly from Flash, thus eliminating time consuming wait states. Furthermore, its newly configurative partitioning architecture allows flexible dual work operation.

The memory array block architecture utilizes Enhanced Data Protection features, and provides separate Parameter and Main Blocks that provide maximum flexibility for safe nonvolatile code and data storage.

Fast program capability is provided through the use of high speed Page Buffer Program.

Special OTP (One Time Program) block provides an area to store permanent code such as a unique serial number.

* ETOX is a trademark of Intel Corporation.



| | | Table 1. Pin Descriptions |
|-----------------------------------|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Symbol | Туре | Name and Function |
| A ₀ -A ₂₀ | INPUT | ADDRESS INPUTS: Inputs for addresses. 32M: A ₀ -A ₂₀ |
| DQ ₀ -DQ ₁₅ | INPUT/ OUTPUT | DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code and partition configuration register code reads. Data pins float to high- impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle. |
| CE# | INPUT | CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high (V_{IH}) deselects the device and reduces power consumption to standby levels. |
| RST# | INPUT | RESET: When low (V_{IL}), RST# resets internal automation and inhibits write operations which provides data protection. RST#-high (V_{IH}) enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RST# must be low during power-up/down. |
| OE# | INPUT | OUTPUT ENABLE: Gates the device's outputs during a read cycle. |
| WE# | INPUT | WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of CE# or WE# (whichever goes high first). |
| WP# | INPUT | WRITE PROTECT: When WP# is V_{IL} , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and locked-down. When WP# is V_{IH} , lock-down is disabled. |
| V _{PP} | INPUT | MONITORING POWER SUPPLY VOLTAGE: V _{PP} is not used for power supply pin. With V _{PP} \leq V _{PPLK} , block erase, full chip erase, (page buffer) program or OTP program cannot be executed and should not be attempted. Applying 12V±0.3V to V _{PP} provides fast erasing or fast programming mode. In this mode, V _{PP} is power supply pin. Applying 12V±0.3V to V _{PP} during erase/program can only be done for a maximum of 1,000 cycles on each block. V _{PP} may be connected to 12V±0.3V for a total of 80 hours maximum. Use of this pin at 12V beyond these limits may reduce block cycling capability or cause permanent damage. |
| V _{CC} | SUPPLY | DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \leq V_{LKO}$, all write attempts to the flash memory are inhibited. Device operations at invalid V_{CC} voltage (see DC Characteristics) produce spurious results and should not be attempted. |
| V _{CCQ} | SUPPLY | INPUT/OUTPUT POWER SUPPLY (2.7V-3.6V): Power supply for all input/output pins. |
| GND | SUPPLY | GROUND: Do not float any ground pins. |
| NC | | NO CONNECT: Lead is not internally connected; it may be driven or floated. |

4

| | | | | 1 | | | | | | | |
|-------------------------|---------------|---------------------------------------------------|----------------|---------------|-----------------|---------------------------|----------------|----------------|--------------------|--------------------|---------------------------|
| | | THEN THE MODES ALLOWED IN THE OTHER PARTITION IS: | | | | | | | | | |
| IF ONE PARTITION IS: | Read Array | Read ID/OTP | Read Status | Read Query | Word Program | Page Buffer Program | OTP Program | Block Erase | Full Chip Erase | Program Suspend | Block Erase Suspend |
| Read Array | Х | Х | Х | Х | Х | Х | | Х | | Х | Х |
| Read ID/OTP | Х | X | Х | Х | Х | Х | | Х | | Х | Х |
| Read Status | Х | X | Х | Х | Х | Х | Х | Х | X | Х | Х |
| Read Query | Х | Х | Х | Х | Х | Х | | Х | | Х | Х |
| Word Program | Х | Х | Х | Х | | | | | | | Х |
| Page Buffer Program | Х | Х | Х | Х | | | | | | | Х |
| OTP Program | | | Х | | | | | | | | |
| Block Erase | Х | Х | Х | Х | | | | | | | |
| Full Chip Erase | | | Х | | | | | | | | |
| Program Suspend | Х | Х | Х | Х | | | | | | | Х |
| Block Erase Suspend | Х | X | Х | Х | Х | Х | | | | Х | |

Table 2. Simultaneous Operation Modes Allowed with Four $Planes^{(1, 2)}$

NOTES:

1. "X" denotes the operation available.

Configurative Partition Dual Work Restrictions: Status register reflects partition state, not WSM (Write State Machine) state - this allows a status register for each partition. Only one partition can be erased or programmed at a time - no command queuing. Commands must be written to an address within the block targeted by that command.

| | | | | 38 | 32K-WORD | 0F8000h - 0FFFF |
|-------------------------|-------------|-------------------|------|----|----------|-----------------|
| | | | | 37 | 32K-WORD | 0F0000h - 0F7FF |
| | | | | 36 | 32K-WORD | 0E8000h - 0EFFF |
| | | | | 35 | 32K-WORD | 0E0000h -0E7FF |
| | | | NB | 34 | 32K-WORD | 0D8000h - 0DFF |
| | | | PLA | 33 | 32K-WORD | 0D0000h - 0D7F |
| B | LOCK NUMBER | ADDRESS RANGE | [W] | 32 | 32K-WORD | 0C8000h - 0CFFI |
| 7 | 0 32K-WORD | 1F8000h - 1FFFFFh | OR | 31 | 32K-WORD | 0C0000h - 0C7FI |
| 6 | 9 32K-WORD | 1F0000h - 1F7FFFh | | 30 | 32K-WORD | 0B8000h - 0BFFI |
| 6 | 8 32K-WORD | 1E8000h - 1EFFFFh | 1 (C | 29 | 32K-WORD | 0B0000h - 0B7FI |
| | 7 32K-WORD | 1E0000h - 1E7FFFh | BE | 28 | 32K-WORD | 0A8000h - 0AFF |
| E C | 6 32K-WORD | 1D8000h - 1DFFFFh | LA | 27 | 32K-WORD | 0A0000h - 0A7F |
| PLA 6 | 5 32K-WORD | 1D0000h - 1D7FFFh | | 26 | 32K-WORD | 098000h - 09FFF |
| $\overline{\mathbf{Z}}$ | 4 32K-WORD | 1C8000h - 1CFFFFh | | 25 | 32K-WORD | 090000h - 097FF |
| NOR 6 | 3 32K-WORD | 1C0000h - 1C7FFFh | | 24 | 32K-WORD | 088000h -08FFFI |
| | 2 32K-WORD | 1B8000h - 1BFFFFh | | 23 | 32K-WORD | 080000h - 087FF |
| $\frac{1}{2}$ | 1 32K-WORD | 1B0000h - 1B7FFFh | | | | |
| EEE 6 | 0 32K-WORD | 1A8000h - 1AFFFFh | | 22 | 32K-WORD | 078000h -07FFFI |
| TA 5 | 9 32K-WORD | 1A0000h - 1A7FFFh | | 21 | 32K-WORD | 070000h - 077FF |
| <u>م</u> 5 | 8 32K-WORD | 198000h - 19FFFFh | | 20 | 32K-WORD | 068000h - 06FFF |
| 5 | 7 32K-WORD | 190000h - 197FFFh | | 19 | 32K-WORD | 060000h - 067FF |
| 5 | 6 32K-WORD | 188000h - 18FFFFh | | 18 | 32K-WORD | 058000h - 05FFF |
| 5 | 5 32K-WORD | 180000h - 187FFFh | | 17 | 32K-WORD | 050000h - 057FF |
| | | - | | 16 | 32K-WORD | 048000h - 04FFF |
| 5 | 4 32K-WORD | 178000h - 17FFFFh | NE | 15 | 32K-WORD | 040000h - 047FF |
| 5 | 3 32K-WORD | 170000h - 177FFFh | DLA | 14 | 32K-WORD | 038000h - 03FFF |
| 5 | 2 32K-WORD | 168000h - 16FFFFh | ER I | 13 | 32K-WORD | 030000h - 037FF |
| 5 | 1 32K-WORD | 160000h - 167FFFh | ETH | 12 | 32K-WORD | 028000h - 02FFF |
| E S | 0 32K-WORD | 158000h - 15FFFFh | AM | 11 | 32K-WORD | 020000h - 027FF |
| YT 4 | 9 32K-WORD | 150000h - 157FFFh | AR | 10 | 32K-WORD | 018000h - 01FFF |
| d M | 8 32K-WORD | 148000h - 14FFFFh | (P. | 9 | 32K-WORD | 010000h - 017FF |
| NO 4 | 7 32K-WORD | 140000h - 147FFFh | NE(| 8 | 32K-WORD | 008000h - 00FFF |
| | 6 32K-WORD | 138000h - 13FFFFh | LA | 7 | 4K-WORD | 007000h - 007FF |
| 5 4 | 5 32K-WORD | 130000h - 137FFFh | | 6 | 4K-WORD | 006000h - 006FF |
| AE2 | 4 32K-WORD | 128000h - 12FFFFh | | 5 | 4K-WORD | 005000h - 005FF |
| Y 4 | 3 32K-WORD | 120000h - 127FFFh | | 4 | 4K-WORD | 004000h - 004FF |
| | 2 32K-WORD | 118000h - 11FFFFh | | 3 | 4K-WORD | 003000h - 003FF |
| 4 | 1 32K-WORD | 110000h - 117FFFh | | 2 | 4K-WORD | 002000h - 002FF |
| 4 | 0 32K-WORD | 108000h - 10FFFFh | | 1 | 4K-WORD | 001000h - 001FF |
| 3 | 9 32K-WORD | 100000h - 107FFFh | | 0 | 4K-WORD | 000000h - 000FF |
| | | J | | | | |

Table 3. Identifier Codes and OTP Address for Read Operation

| | Code | Address $[A_{15}-A_0]^{(1)}$ | Data [DQ ₁₅ -DQ ₀] | Notes |
|---------------------------|----------------------------------|------------------------------|----------------------------------------------|-------|
| Manufacturer Code | Manufacturer Code | 0000H | 00B0H | |
| Device Code | Bottom Parameter Device Code | 0001H | 00B5H | 2 |
| Block Lock Configuration | Block is Unlocked | | $DQ_0 = 0$ | 3 |
| Code | Block is Locked | Block | $DQ_0 = 1$ | 3 |
| | Block is not Locked-Down | +2 | $DQ_1 = 0$ | 3 |
| | Block is Locked-Down | | $DQ_1 = 1$ | 3 |
| Device Configuration Code | Partition Configuration Register | 0006H | PCRC | 4 |
| OTP | OTP Lock | 0080H | OTP-LK | 5 |
| | OTP | 0081-0088H | OTP | 6 |

NOTES:

1. The address A_{20} - A_{16} are shown in below table for reading the manufacturer, device, lock configuration, device configuration code and OTP data.

2. Bottom parameter device has its parameter blocks in the plane0 (The lowest address).

3. DQ_{15} - DQ_2 are reserved for future implementation.

4. PCRC=Partition Configuration Register Code.

5. OTP-LK=OTP Block Lock configuration.

6. OTP=OTP Block data.

| Partition C | Configuration I | Register ⁽²⁾ | Address (32M-bit device) |
|-------------|-----------------|-------------------------|-------------------------------------|
| PCR.10 | PCR.9 | PCR.8 | [A ₂₀ -A ₁₆] |
| 0 | 0 | 0 | 00H |
| 0 | 0 | 1 | 00H or 08H |
| 0 | 1 | 0 | 00H or 10H |
| 1 | 0 | 0 | 00H or 18H |
| 0 | 1 | 1 | 00H or 08H or 10H |
| 1 | 1 | 0 | 00H or 10H or 18H |
| 1 | 0 | 1 | 00H or 08H or 18H |
| 1 | 1 | 1 | 00H or 08H or 10H or 18H |

Table 4. Identifier Codes and OTP Address for Read Operation on Partition Configuration⁽¹⁾ (32M-bit device)

NOTES:

1. The address to read the identifier codes or OTP data is dependent on the partition which is selected when writing the Read Identifier Codes/OTP command (90H).

2. Refer to Table 12 for the partition configuration register.

| Customer Programmable Area |
|------------------------------------|
| |
| |
| Factory Programmed Area |
| |
| Reserved for Future Implementation |
| |

Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)

| | | | Table 5. | Bus Oper | ation | | | |
|------------------------------|-------|-----------------|-----------------|-----------------|-----------------|-------------------------------|-----------------|-------------------------------|
| Mode | Notes | RST# | CE# | OE# | WE# | Address | V _{PP} | DQ ₀₋₁₅ |
| Read Array | 6 | V _{IH} | V _{IL} | V _{IL} | V _{IH} | Х | Х | D _{OUT} |
| Output Disable | | V _{IH} | V _{IL} | V _{IH} | V _{IH} | Х | Х | High Z |
| Standby | | V _{IH} | V _{IH} | Х | Х | Х | Х | High Z |
| Reset | 3 | V _{IL} | Х | Х | Х | Х | Х | High Z |
| Read Identifier Codes/OTP | 6 | V _{IH} | V _{IL} | V _{IL} | V _{IH} | See Table 3 and Table 4 | X | See Table 3 and Table 4 |
| Read Query | 6,7 | V _{IH} | V _{IL} | V _{IL} | $V_{\rm IH}$ | See Appendix | Х | See Appendix |
| Write | 4,5,6 | V_{IH} | V _{IL} | V _{IH} | V _{IL} | Х | Х | D _{IN} |

Table 5 Bus Operation(1,2)

NOTES:

Refer to DC Characteristics. When V_{PP}≤V_{PPLK}, memory contents can be read, but cannot be altered.
 X can be V_{IL} or V_{IH} for control pins and addresses, and V_{PPLK} or V_{PPH1/2} for V_{PP}. See DC Characteristics for V_{PPLK} and V_{PPH1/2} voltages.
 RST# at GND±0.2V ensures the lowest power consumption.

4. Command writes involving block erase, (page buffer) program or OTP program are reliably executed when V_{PP}=V_{PPH1/2} and V_{CC}=2.7V-3.6V.
Command writes involving full chip erase are reliably executed when V_{PP}=V_{PPH1} and V_{CC}=2.7V-3.6V.
5. Refer to Table 6 for valid D_{IN} during a write operation.
6. Never hold OE# low and WE# low at the same timing.

7. Refer to Appendix of LH28F320BF series for more information about query code.

| | Bus | |] | First Bus Cyc | ele | Se | econd Bus C | ycle |
|--------------------------------------------------|-----------------|---------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|
| Command | Cycles Req'd | Notes | Oper ⁽¹⁾ | Addr ⁽²⁾ | Data ⁽³⁾ | Oper ⁽¹⁾ | Addr ⁽²⁾ | Data ⁽³⁾ |
| Read Array | 1 | 2 | Write | PA | FFH | | | |
| Read Identifier Codes/OTP | ≥2 | 2,3,4 | Write | PA | 90H | Read | IA or OA | ID or OD |
| Read Query | ≥ 2 | 2,3,4 | Write | PA | 98H | Read | QA | QD |
| Read Status Register | 2 | 2,3 | Write | PA | 70H | Read | PA | SRD |
| Clear Status Register | 1 | 2 | Write | PA | 50H | | | |
| Block Erase | 2 | 2,3,5 | Write | BA | 20H | Write | BA | D0H |
| Full Chip Erase | 2 | 2,5,9 | Write | Х | 30H | Write | Х | D0H |
| Program | 2 | 2,3,5,6 | Write | WA | 40H or 10H | Write | WA | WD |
| Page Buffer Program | ≥4 | 2,3,5,7 | Write | WA | E8H | Write | WA | N-1 |
| Block Erase and (Page Buffer) Program Suspend | 1 | 2,8,9 | Write | PA | B0H | | | |
| Block Erase and (Page Buffer) Program Resume | 1 | 2,8,9 | Write | PA | D0H | | | |
| Set Block Lock Bit | 2 | 2 | Write | BA | 60H | Write | BA | 01H |
| Clear Block Lock Bit | 2 | 2,10 | Write | BA | 60H | Write | BA | D0H |
| Set Block Lock-down Bit | 2 | 2 | Write | BA | 60H | Write | BA | 2FH |
| OTP Program | 2 | 2,3,9 | Write | OA | СОН | Write | OA | OD |
| Set Partition Configuration Register | 2 | 2,3 | Write | PCRC | 60H | Write | PCRC | 04H |

Table 6. Command $Definitions^{(11)}$

NOTES:

1. Bus operations are defined in Table 5.

2. The address which is written at the first bus cycle should be the same as the address which is written at the second bus cycle.

X=Any valid address within the device.

PA=Address within the selected partition.

IA=Identifier codes address (See Table 3 and Table 4).

QA=Query codes address. Refer to Appendix of LH28F320BF series for details.

BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.

WA=Address of memory location for the Program command or the first address for the Page Buffer Program command. OA=Address of OTP block to be read or programmed (See Figure 3).

PCRC=Partition configuration register code presented on the address A_0 - A_{15} .

3. ID=Data read from identifier codes. (See Table 3 and Table 4).

QD=Data read from query database. Refer to Appendix of LH28F320BF series for details.

SRD=Data read from status register. See Table 10 and Table 11 for a description of the status register bits.

WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).

OD=Data to be programmed at location OA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).

N-1=N is the number of the words to be loaded into a page buffer.

4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code and the data within OTP block (See Table 3 and Table 4). The Read Query command is available for reading CFI (Common Flash Interface) information.

5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is V_{IH}.

6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.

7. Following the third bus cycle, inputs the program sequential address and write data of "N" times. Finally, input the any valid address within the target partition to be programmed and the confirm command (D0H). Refer to Appendix of

- LH28F320BF series for details.
- 8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
- 9. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.
- 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when WP# is V_{IL}. When WP# is V_{IH}, lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
 11. Commands other than those shown above are reserved by SHARP for future device implementations and should not be
- used.

| | | Cu | rrent State | | |
|----------------------|-----|--------------------|--------------------------------|-------------------|--------------------------------------|
| State | WP# | DQ1 ⁽¹⁾ | DQ ₀ ⁽¹⁾ | State Name | Erase/Program Allowed ⁽²⁾ |
| [000] | 0 | 0 | 0 | Unlocked | Yes |
| [001] ⁽³⁾ | 0 | 0 | 1 | Locked | No |
| [011] | 0 | 1 | 1 | Locked-down | No |
| [100] | 1 | 0 | 0 | Unlocked | Yes |
| [101] ⁽³⁾ | 1 | 0 | 1 | Locked | No |
| [110] ⁽⁴⁾ | 1 | 1 | 0 | Lock-down Disable | Yes |
| [111] | 1 | 1 | 1 | Lock-down Disable | No |

| Table 7. Functions of Block Lock ⁽⁵⁾ and Block Lock-D |
|------------------------------------------------------------------|
|------------------------------------------------------------------|

NOTES:

1. $DQ_0=1$: a block is locked; $DQ_0=0$: a block is unlocked.

 $DQ_1=1$: a block is locked-down; $DQ_1=0$: a block is not locked-down.

2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.

3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (WP#=0) or [101] (WP#=1), regardless of the states before power-off or reset operation.

4. When WP# is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

5. OTP (One Time Program) block has the lock function which is different from those described above.

| Current State | | | | Result after Lock Command Written (Next State) | | | | | |
|---------------|-----|-----------------|-----------------|------------------------------------------------|---------------------------|------------------------------|--|--|--|
| State | WP# | DQ ₁ | DQ ₀ | Set Lock ⁽¹⁾ | Clear Lock ⁽¹⁾ | Set Lock-down ⁽¹⁾ | | | |
| [000] | 0 | 0 | 0 | [001] | No Change | [011] ⁽²⁾ | | | |
| [001] | 0 | 0 | 1 | No Change ⁽³⁾ | [000] | [011] | | | |
| [011] | 0 | 1 | 1 | No Change | No Change | No Change | | | |
| [100] | 1 | 0 | 0 | [101] | No Change | [111] ⁽²⁾ | | | |
| [101] | 1 | 0 | 1 | No Change | [100] | [111] | | | |
| [110] | 1 | 1 | 0 | [111] | No Change | [111] ⁽²⁾ | | | |
| [111] | 1 | 1 | 1 | No Change | [110] | No Change | | | |

Table 8. Block Locking State Transitions upon Command Write⁽⁴⁾

NOTES:

1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.

2. When the Set Block Lock-Down Bit command is written to the unlocked block (DQ₀=0), the corresponding block is locked-down and automatically locked at the same time.

3. "No Change" means that the state remains unchanged after the command written.

4. In this state transitions table, assumes that WP# is not changed and fixed $V_{IL} \mbox{ or } V_{IH}.$

| | | Current S | State | | Result after WP# Transition (Next State) | | | | |
|--------------------------|-------|-----------|-----------------|-----------------|------------------------------------------|------------------------------|--|--|--|
| Previous State | State | WP# | DQ ₁ | DQ ₀ | WP#= $0 \rightarrow 1^{(1)}$ | WP#= $1 \rightarrow 0^{(1)}$ | | | |
| - | [000] | 0 | 0 | 0 | [100] | - | | | |
| - | [001] | 0 | 0 | 1 | [101] | - | | | |
| [110] ⁽²⁾ | [011] | 0 | 1 | 1 | [110] | - | | | |
| Other than $[110]^{(2)}$ | [011] | 0 | | | [111] | - | | | |
| - | [100] | 1 | 0 | 0 | - | [000] | | | |
| - | [101] | 1 | 0 | 1 | - | [001] | | | |
| - | [110] | 1 | 1 | 0 | - | [011] ⁽³⁾ | | | |
| - | [111] | 1 | 1 | 1 | - | [011] | | | |

Table 9. Block Locking State Transitions upon WP# Transition⁽⁴⁾

NOTES:

1. "WP#=0 \rightarrow 1" means that WP# is driven to V_{IH} and "WP#=1 \rightarrow 0" means that WP# is driven to

 V_{IL} . 2. State transition from the current state [011] to the next state depends on the previous state. 3. When WP# is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

| R | R | R | R | R | R | R | R | | |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------|-----------------------------------------------|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|--------------------------------|---------------------------------|--|--|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| WSMS | BESS | BEFCES | PBPOPS | VPPS | PBPSS | DPS | R | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| SR.15 - SR.8 = ENHANCE | = RESERVED F MENTS (R) | FOR FUTURE | | | NOT | ΈS: | | | |
| SR.7 = WRITH 1 = Ready 0 = Busy | E STATE MACH | HINE STATUS | (WSMS) | Status Register indicates the status of the partition, not WSM (Write State Machine). Even if the SR.7 is "1", the WSM may be occupied by the other partition when the device is set to 2, 3 or 4 partitions configuration. | | | | | |
| SR.6 = BLOCK ERASE SUSPEND STATUS (BESS) 1 = Block Erase Suspended 0 = Block Erase in Progress/Completed | | | | Check SR.7 to determine block erase, full chip erase, (page buffer) program or OTP program completion. SR.6 - SR.1 are invalid while SR.7="0". | | | | | |
| SR.5 = BLOCK ERASE AND FULL CHIP ERASE STATUS (BEFCES) 1 = Error in Block Erase or Full Chip Erase 0 = Successful Block Erase or Full Chip Erase | | | | If both SR.5 and SR.4 are "1"s after a block erase, full chip erase, page buffer program, set/clear block lock bit, set block lock-down bit, set partition configuration register attempt, an improper command sequence was entered. | | | | | |
| SR.4 = (PAGE BUFFER) PROGRAM AND OTP PROGRAM STATUS (PBPOPS) 1 = Error in (Page Buffer) Program or OTP Program 0 = Successful (Page Buffer) Program or OTP Program | | | | SR.3 does not provide a continuous indication of V_{PP} level. The WSM interrogates and indicates the V_{PP} level only after Block Erase, Full Chip Erase, (Page Buffer) Program or OTF | | | | | |
| $SR.3 = V_{PP} ST$ $1 = V_{PP} LC$ $0 = V_{PP} OT$ | TATUS (VPPS) OW Detect, Ope K | eration Abort | | report accurate | feedback when | $V_{PP} \neq V_{PPH1}, V_{PP}$ | $_{\rm PPH2}$ or $V_{\rm PPLI}$ | | |
| SR.2 = (PAGE) $STAT$ $1 = (Page)$ $0 = (Page)$ | E BUFFER) PRO US (PBPSS) Buffer) Program Buffer) Program | DGRAM SUSP n Suspended n in Progress/Co | END | SR.1 does not provide a continuous indication of block loc bit. The WSM interrogates the block lock bit only after Bloc Erase, Full Chip Erase, (Page Buffer) Program or OT Program command sequences. It informs the syster depending on the attempted operation, if the block lock bit set. Reading the block lock configuration codes after writin the Read Identifier Codes/OTP command indicates bloc lock bit status. | | | | | |
| SR.1 = DEVIO 1 = Erase o Locke 0 = Unloch | CE PROTECT S or Program Atte d Block, Operat ced | STATUS (DPS) mpted on a ion Abort | | SR.15 - SR.8 and SR.0 are reserved for future use and shoul be masked out when polling the status register. | | | | | |
| SR.0 = RESEI | RVED FOR FUT | TURE ENHAN | CEMENTS (R |) | | | | | |

LHF32FZN

| D | D | D | D | | P | DC2 | DC1 | D C0 | | | | |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------|-----------------------------------|--------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|-----------------|-------------------|--|--|--|--|
| 15 | 14 | 13 | 12 K | | к 1 | 10 | 0 | 8 | | | | |
| 13 D | 14 D | 13 D | 12 D | - | D | 10 P | 9 D | o D | | | | |
| <u>К</u> | R | K | K | | к 2 | R2 | <u>К</u> | <u>к</u> | | | | |
| / | | | 4 | 11 | о 1 ть | 2 | I | 0 | | | | |
| PCR.15-11 = RESERVED FOR FUTURE ENHANCEMENTS (R) PCR.10-8 = PARTITION CONFIGURATION (PC2-0) 000 = No partitioning. Dual Work is not allowed. 001 = Plane1-3 are merged into one partition. (default in a bottom parameter device) 010 = Plane 0-1 and Plane2-3 are merged into one partition respectively. 100 = Plane 0-2 are merged into one partition. (default in a top parameter device) 011 = Plane 2-3 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions. 110 = Plane 0-1 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions. 101 = Plane 1-2 are merged into one partition. There are three partitions in this configuration. Dual work operation is available between any two partitions. 101 = Plane 1-2 are merged into one partition. There are three partitions in this configuration. Dual work 011 = Plane 1-2 are merged into one partition. There are | | | | | 111 = There are four partitions in this configuration. Each plane corresponds to each partition respectively. Dual work operation is available between an two partitions. PCR.7-0 = RESERVED FOR FUTURE ENHANCEMENTS (R) NOTES: After power-up or device reset, PCR10-8 (PC2-0) is set 1 "001" in a bottom parameter device and "100" in a to parameter device. ^e k See Figure 4 for the detail on partition configuration. PCR.15-11 and PCR.7-0 are reserved for future use ar should be masked out when polling the partitic | | | | | | | |
| opera | | between any tw | o partitions. | config | uratio | n register. | | | | | | |
| PC2 PC1 PC0 | PARTITIONI | NG FOR DUA | L WORK | PC2 P | C1PC0 | PARTITION | NING FOR DU | AL WORK | | | | |
| 0 0 0 | PA PLANE3 | ARTITION0 | PLANE0 | 0 1 | 1 | PARTITIO | N2 PARTITION | 1 PARTITION0 | | | | |
| 0 0 1 | PARTI DI VILO DI VILO | LIANE2 | PARTITION0 | 1 1 | . 0 | PARTITION2 PAR | LANE2 | 0NOITIN braneo | | | | |
| 0 1 0 | PARTITION EENNE3 | VI PART | 070171 070171 | 1 (|) 1 | PARTITION2 | LANE2 | PARTITION0 | | | | |
| 1 0 0 | PARTITION1 | PARTITIO | 0M brane0 | 1 1 | . 1 | PARTITION3 PART | LTION2 PARTITIC | DNI PARTITIONO | | | | |
| | | F | Figure 4. Partition Configuration | | | | | | | | | |

| Electrical Specifications Absolute Maximum Ratings[*] Operating Temperature During Read, Erase and Program40°C to +85°C ⁽¹⁾ | *WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability. |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Storage Temperature During under Bias40°C to +85°C During non Bias65°C to +125°C | NOTES: Operating temperature is for extended temperature product defined by this specification. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on Voc and Vop pins. During transitions |
| Voltage On Any Pin (except V _{CC} and V _{PP})0.5V to V _{CC} +0.5V $^{(2)}$ | this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins and V_{CC} is V_{CC} +0.5V which, during transitions, may overshoot to V_{CC} +2.0V for periods <20ns. |
| V_{CC} and V_{CCQ} Supply Voltage0.2V to +3.9V $^{(2)}$ | Maximum DC voltage on V_{PP} may overshoot to +13.0V for periods <20ns. V_{PP} erase/program voltage is normally 2.7V-3.6V. Applying 11.7V-12.3V to Vpp during erase/program |
| V_{PP} Supply Voltage0.2V to 12.6V ^(2, 3, 4) | can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. V _{PP} may be connected to 11.7V-12.3V for a total of 80 hours maximum. |
| Super Short Cheun Current | 5. Output shorted for no more than one second. No more than one output shorted at a time. |

1.2 Operating Conditions

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Notes |
|--------------------------------------------------------------|-------------------|---------|------|-------|--------|-------|
| Operating Temperature | T _A | -40 | +25 | +85 | °C | |
| V _{CC} Supply Voltage | V _{CC} | 2.7 | 3.0 | 3.6 | V | 1 |
| I/O Supply Voltage | V _{CCQ} | 2.7 | 3.0 | 3.6 | V | 1 |
| V _{PP} Voltage when Used as a Logic Control | V _{PPH1} | 1.65 | 3.0 | 3.6 | V | 1 |
| V _{PP} Supply Voltage | V _{PPH2} | 11.7 | 12 | 12.3 | V | 1, 2 |
| Main Block Erase Cycling: V _{PP} =3.0V | | 100,000 | | | Cycles | |
| Parameter Block Erase Cycling: V _{PP} =3.0V | | 100,000 | | | Cycles | |
| Main Block Erase Cycling: V _{PP} =12V, 80 hrs. | | | | 1,000 | Cycles | |
| Parameter Block Erase Cycling: V _{PP} =12V, 80 hrs. | | | | 1,000 | Cycles | |
| Maximum V _{PP} hours at 12V | | | | 80 | Hours | |

NOTES:

See DC Characteristics tables for voltage range-specific specification.
 Applying V_{PP}=11.7V-12.3V during a erase or program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. A permanent connection to V_{PP}=11.7V-12.3V is not allowed and can cause damage to the device.



1.2.3 DC Characteristics

V_{CC}=2.7V-3.6V

| Symbol | Param | neter | Notes | Min. | Тур. | Max. | Unit | Test Conditions |
|----------------------------------------|---------------------------------------------------------|----------------------|---------|------|------|------|-----------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------|
| I _{LI} | Input Load Current | | 1 | -1.0 | | +1.0 | μΑ | V _{CC} =V _{CC} Max., |
| I _{LO} | Output Leakage Curr | 1 | -1.0 | | +1.0 | μΑ | V _{CCQ} =V _{CCQ} Max., V _{IN} /V _{OUT} =V _{CCQ} or GND | |
| I _{CCS} | V _{CC} Standby Current | 1 | | 4 | 20 | μΑ | $V_{CC}=V_{CC}Max.,$ CE#=RST#= $V_{CCQ}\pm0.2V,$ $WP\#=V_{CCQ}$ or GND | |
| I _{CCAS} | V _{CC} Automatic Powe | 1,4 | | 4 | 20 | μΑ | V _{CC} =V _{CC} Max., CE#=GND±0.2V, WP#=V _{CCQ} or GND | |
| I _{CCD} | V _{CC} Reset Power-Do | own Current | 1 | | 4 | 20 | μΑ | RST#=GND±0.2V |
| I | Average V _{CC} Read Current Normal Mode | | 1,7 | | 15 | 25 | mA | V _{CC} =V _{CC} Max., CE#=V _{IL} , |
| CCR | Average V _{CC} Read Current Page Mode | 8 Word Read | 1,7 | | 5 | 10 | mA | OE#=V _{IH} , f=5MHz |
| Laguer | V (Daga Buffar) Program Current | | 1,5,7 | | 20 | 60 | mA | V _{PP} =V _{PPH1} |
| ¹ CCW | V CC (I age Duller) I | logram Current | 1,5,7 | | 10 | 20 | mA | V _{PP} =V _{PPH2} |
| т | V _{CC} Block Erase, Fu | ll Chip | 1,5,7 | | 10 | 30 | mA | V _{PP} =V _{PPH1} |
| ICCE | Erase Current | | 1,5,7 | | 10 | 30 | mA | V _{PP} =V _{PPH2} |
| I _{CCWS} I _{CCES} | V _{CC} (Page Buffer) Pr Block Erase Suspend | rogram or Current | 1,2,7 | | 10 | 200 | μΑ | CE#=V _{IH} |
| I _{PPS} I _{PPR} | V _{PP} Standby or Read | l Current | 1,6,7 | | 2 | 5 | μΑ | V _{PP} ≤V _{CC} |
| Innus | Vpp (Page Buffer) Pr | ogram Current | 1,5,6,7 | | 2 | 5 | μΑ | V _{PP} =V _{PPH1} |
| TPPW | v pp (1 uge Duiler) 11 | ogram Carrent | 1,5,6,7 | | 10 | 30 | mA | V _{PP} =V _{PPH2} |
| I | V _{PP} Block Erase, Ful | ll Chip | 1,5,6,7 | | 2 | 5 | μΑ | V _{PP} =V _{PPH1} |
| тррЕ | Erase Current | | 1,5,6,7 | | 5 | 15 | mA | V _{PP} =V _{PPH2} |
| I | V _{PP} (Page Buffer) Pr | ogram | 1,6,7 | | 2 | 5 | μΑ | V _{PP} =V _{PPH1} |
| -PPWS | Suspend Current | | 1,6,7 | | 10 | 200 | μΑ | V _{PP} =V _{PPH2} |
| Inne | Vpp Block Frace Suc | pend Current | 1,6,7 | | 2 | 5 | μA | V _{PP} =V _{PPH1} |
| *PPES | · PP DIOCK LIUSE DUS | pond Current | 1,6,7 | | 10 | 200 | μA | V _{PP} =V _{PPH2} |

| DC Characteristics | (Continued) |
|--------------------|-------------|
|--------------------|-------------|

| Symbol | Parameter | Notes | Min. | Тур. | Max. | Unit | Test Conditions |
|-------------------|------------------------------------------------------------------------------------------------------------|-------|--------------------------|------|---------------------------|------|---------------------------------------------------------------------------------------------------------------|
| V _{IL} | Input Low Voltage | 5 | -0.4 | | 0.4 | V | |
| V _{IH} | Input High Voltage | 5 | V _{CCQ} -0.4 | | V _{CCQ} + 0.4 | V | |
| V _{OL} | Output Low Voltage | 5 | | | 0.2 | V | V _{CC} =V _{CC} Min., V _{CCQ} =V _{CCQ} Min., I _{OL} =100µA |
| V _{OH} | Output High Voltage | 5 | V _{CCQ} -0.2 | | | V | V _{CC} =V _{CC} Min., V _{CCQ} =V _{CCQ} Min., I _{OH} =-100µA |
| V _{PPLK} | V _{PP} Lockout during Normal Operations | 3,5,6 | | | 0.4 | V | |
| V _{PPH1} | V _{PP} during Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program Operations | 6 | 1.65 | 3.0 | 3.6 | V | |
| V _{PPH2} | V _{PP} during Block Erase, (Page Buffer) Program or OTP Program Operations | 6 | 11.7 | 12 | 12.3 | V | |
| V _{LKO} | V _{CC} Lockout Voltage | | 1.5 | | | V | |

V_{CC}=2.7V-3.6V

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values are the reference values at $V_{CC}=3.0V$ and $T_A=+25^{\circ}C$ unless V_{CC} is specified.

2. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or (page buffer) program while in block erase suspend mode, the device's current draw is the sum of I_{CCWS} or I_{CCES} and I_{CCW} , respectively. 3. Block erase, full chip erase, (page buffer) program and OTP program are inhibited when $V_{PP} \leq V_{PPLK}$, and not guaranteed

in the range between V_{PPLK}(max.) and V_{PPH1}(min.), between V_{PPH1}(max.) and V_{PPH2}(min.) and above V_{PPH2}(max.).

4. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t_{AVOV}) provide new data when addresses are changed.

5. Sampled, not 100% tested.

6. V_{PP} is not used for power supply pin. With V_{PP}≤V_{PPLK}, block erase, full chip erase, (page buffer) program and OTP program cannot be executed and should not be attempted.

Applying 12V±0.3V to V_{PP} provides fast erasing or fast programming mode. In this mode, V_{PP} is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the V_{CC} power bus.

Applying 12V±0.3V to V_{PP} during erase/program can only be done for a maximum of 1,000 cycles on each block. V_{PP} may be connected to $12V\pm0.3V$ for a total of 80 hours maximum.

7. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.

1.2.4 AC Characteristics - Read-Only Operations⁽¹⁾

| Symbol | Parameter | Notes | Min. | Max. | Unit |
|---------------------------------------|-------------------------------------------------------------|-------|------|------|------|
| t _{AVAV} | Read Cycle Time | | 70 | | ns |
| t _{AVQV} | Address to Output Delay | | | 70 | ns |
| t _{ELQV} | CE# to Output Delay | 3 | | 70 | ns |
| t _{APA} | Page Address Access Time | | | 25 | ns |
| t _{GLQV} | OE# to Output Delay | 3 | | 20 | ns |
| t _{PHQV} | RST# High to Output Delay | | | 150 | ns |
| t _{EHQZ} , t _{GHQZ} | CE# or OE# to Output in High Z, Whichever Occurs First | 2 | | 20 | ns |
| t _{ELQX} | CE# to Output in Low Z | 2 | 0 | | ns |
| t _{GLQX} | OE# to Output in Low Z | 2 | 0 | | ns |
| t _{OH} | Output Hold from First Occurring Address, CE# or OE# change | 2 | 0 | | ns |

NOTES:

No FLS.
 See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.
 Sampled, not 100% tested.
 OE# may be delayed up to t_{ELQV} — t_{GLQV} after the falling edge of CE# without impact to t_{ELQV}.





LHF32FZN



1.2.5 AC Characteristics - Write Operations^{(1), (2)}

| Symbol | Parameter | Notes | Min. | Max. | Unit |
|----------------------------------------|-----------------------------------------------------------------------|---------------------------|--------------------|------|------|
| t _{AVAV} | Write Cycle Time | | 70 | | ns |
| t _{PHWL} (t _{PHEL}) | RST# High Recovery to WE# (CE#) Going Low | 3 | 150 | | ns |
| $t_{ELWL} (t_{WLEL})$ | CE# (WE#) Setup to WE# (CE#) Going Low | 4 | 0 | | ns |
| $t_{WLWH}(t_{ELEH})$ | WE# (CE#) Pulse Width | 4 | 60 | | ns |
| $t_{\rm DVWH} (t_{\rm DVEH})$ | Data Setup to WE# (CE#) Going High | 8 | 40 | | ns |
| $t_{\rm AVWH} (t_{\rm AVEH})$ | Address Setup to WE# (CE#) Going High | 8 | 50 | | ns |
| t _{WHEH} (t _{EHWH}) | CE# (WE#) Hold from WE# (CE#) High | | 0 | | ns |
| $t_{WHDX} (t_{EHDX})$ | Data Hold from WE# (CE#) High | | 0 | | ns |
| $t_{WHAX} (t_{EHAX})$ | Address Hold from WE# (CE#) High | | 0 | | ns |
| $t_{\rm WHWL} (t_{\rm EHEL})$ | WE# (CE#) Pulse Width High | (CE#) Pulse Width High530 | | | ns |
| t _{SHWH} (t _{SHEH}) | EH) WP# High Setup to WE# (CE#) Going High | | 0 | | ns |
| t_{VVWH} (t_{VVEH}) | WH (t _{VVEH}) V _{PP} Setup to WE# (CE#) Going High | | 200 | | ns |
| t_{WHGL} (t_{EHGL}) | EHGL) Write Recovery before Read | | 30 | | ns |
| t _{QVSL} | WP# High Hold from Valid SRD3, | | 0 | | ns |
| t _{QVVL} | V _{PP} Hold from Valid SRD | 3, 6 | 0 | | ns |
| $t_{WHR0} (t_{EHR0})$ | VE# (CE#) High to SR.7 Going "0" 3, 7 40 | | t_{AVQV}^+ 40 | ns | |

V_{CC} =2.7V-3.6V, T_{A} =-40°C to +85°C

NOTES:

1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.

2. A write operation can be initiated and terminated with either CE# or WE#.

3. Sampled, not 100% tested.

4. Write pulse width (t_{WP}) is defined from the falling edge of CE# or WE# (whichever goes low last) to the rising edge of

CE# or WE# (whichever goes high first). Hence, t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLEH}=t_{ELWH}. 5. Write pulse width high (t_{WPH}) is defined from the rising edge of CE# or WE# (whichever goes high first) to the falling

edge of CE# of WE# (whichever goes low last). Hence, t_{WPH}=t_{WHWL}=t_{EHEL}=t_{WHEL}=t_{EHWL}.
V_{PP} should be held at V_{PP}=V_{PPH1/2} until determination of block erase, (page buffer) program or OTP program success (SR.1/3/4/5=0) and held at V_{PP}=V_{PPH1} until determination of full chip erase success (SR.1/3/5=0).
t_{WHR0} (t_{EHR0}) after the Read Query or Read Identifier Codes/OTP command=t_{AVQV}+100ns.
Refer to Table 6 for valid address and data for block erase, full chip erase, (page buffer) program, OTP program or lock bit

configuration.

LHF32FZN



25

LHF32FZN



| 1.2.7 | Block Erase. | Full Chin | o Erase. | (Page B | uffer) Pr | ogram an | d OTP | Program | Performance ⁽³⁾ |) |
|-------|--------------|-----------|----------|---------|-----------|----------|-------|---------|----------------------------|---|
| | | | | (| | | | | | |

| Symbol | Parameter | Notes | Page Buffer Command is | V _{PP} =V _{PPH1} (In System) | | | V _{PP} =V _{PPH2} (In Manufacturing) | | | Unit | |
|--------------------------------------------|-----------------------------------------------------------------------------------|-------|---------------------------|---------------------------------------------------|---------------------|---------------------|----------------------------------------------------------|---------------------|---------------------|------|--|
| 5 | | | Used or not Used | | Тур. ⁽¹⁾ | Max. ⁽²⁾ | Min. | Тур. ⁽¹⁾ | Max. ⁽²⁾ | | |
| two | 4K-Word Parameter Block | 2 | Not Used | | 0.05 | 0.3 | | 0.04 | 0.12 | s | |
| •WPB | Program Time | 2 | Used | | 0.03 | 0.12 | | 0.02 | 0.06 | s | |
| two | 32K-Word Main Block | 2 | Not Used | | 0.38 | 2.4 | | 0.31 | 1.0 | s | |
| чwмв | Program Time | 2 | Used | | 0.24 | 1.0 | | 0.17 | 0.5 | s | |
| t _{WHQV1} / | Word Program Time | 2 | Not Used | | 11 | 200 | | 9 | 185 | μs | |
| t _{EHQV1} | 1 Word Program Time | | Used | | 7 | 100 | | 5 | 90 | μs | |
| t _{WHOV1} / t _{EHOV1} | OTP Program Time | 2 | Not Used | | 36 | 400 | | 27 | 185 | μs | |
| t _{WHQV2} / t _{EHQV2} | 4K-Word Parameter Block Erase Time | 2 | - | | 0.3 | 4 | | 0.2 | 4 | s | |
| t _{WHQV3} / t _{EHQV3} | 32K-Word Main Block Erase Time | 2 | - | | 0.6 | 5 | | 0.5 | 5 | s | |
| | Full Chip Erase Time | 2 | | | 40 | 350 | | | | s | |
| t _{WHRH1} / t _{EHRH1} | (Page Buffer) Program Suspend Latency Time to Read | 4 | - | | 5 | 10 | | 5 | 10 | μs | |
| t _{WHRH2} / t _{EHRH2} | Block Erase Suspend Latency Time to Read | 4 | - | | 5 | 20 | | 5 | 20 | μs | |
| t _{ERES} | Latency Time from Block Erase Resume Command to Block Erase Suspend Command | 5 | - | 500 | | | 500 | | | μs | |

 V_{CC} =2.7V-3.6V, T_{A} =-40°C to +85°C

NOTES:

Typical values measured at V_{CC}=3.0V, V_{PP}=3.0V or 12V, and T_A=+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.
 Excludes external system-level overhead.

3. Sampled, but not 100% tested.

4. A latency time is required from writing suspend command (WE# or CE# going high) until SR.7 going "1".

5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t_{ERES} and its sequence is repeated, the block erase operation may not be finished.



2 Related Document Information⁽¹⁾

| Document No. | Document Name |
|--------------|----------------------------|
| FUM00701 | LH28F320BF Series Appendix |

NOTE:

1. International customers should contact their local SHARP or distribution sales offices.

A-1 RECOMMENDED OPERATING CONDITIONS

A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



For the AC specifications t_{VR} , t_R , t_F in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

A-1.1.1 Rise and Fall Time

| Symbol | Parameter | | Min. | Max. | Unit |
|-----------------|---------------------------|------|------|-------|------|
| t _{VR} | V _{CC} Rise Time | | 0.5 | 30000 | μs/V |
| t _R | Input Signal Rise Time | | | 1 | μs/V |
| t _F | Input Signal Fall Time | 1, 2 | | 1 | μs/V |

NOTES:

1. Sampled, not 100% tested.

2. This specification is applied for not only the device power-up but also the normal operations.

A-1.2 Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).



A-2 RELATED DOCUMENT INFORMATION⁽¹⁾

| Document No. | Document Name |
|--------------|-----------------------------------------------------------|
| AP-001-SD-E | Flash Memory Family Software Drivers |
| AP-006-PT-E | Data Protection Method of SHARP Flash Memory |
| AP-007-SW-E | RP#, V _{PP} Electric Potential Switching Circuit |

NOTE:

1. International customers should contact their local SHARP or distribution sales office.



 $\mathbf{m}\mathbf{m}$

SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.

SHARP[®]

NORTH AMERICA

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903 Fast Info: (1) 800-833-9437 www.sharpsma.com

TAIWAN

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

CHINA

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 Head Office:

No. 360, Bashen Road,

Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

EUROPE

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk **Shenzhen Representative Office:** Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731 Fax: (86) 755-3273735

JAPAN

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

KOREA

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819