

SANYO

No.1054B

LA7019

Monolithic Linear IC

Electronic Switch
for Use in VTR Applications**Features**

- Wide input dynamic range
- Low distortion
- Good frequency characteristic



Maximum Ratings at Ta = 25°C

			unit
Maximum Supply Voltage	V _{CC} max		15 V
Allowable Power Dissipation	P _d max	Ta ≤ 65°C	300 mW
Operating Temperature	T _{opg}		-20 to +65 °C
Storage Temperature	T _{stg}		-40 to +125 °C

Operating Characteristics at Ta = 25°C, V_{CC} = 12V

			min	typ	max	unit
Circuit Current	I _D			9.3	12.5	mA
Total Harmonic Distortion	THD	*R _g = 600Ω, 4.5V _{p-p} , f = 1kHz, R _L = ∞	0.007	0.1		%
Noise	e _n	*R _g = 600Ω, f = 20Hz to 20kHz, R _L = ∞	-93	-80		dBs
Crosstalk	I _{sl}	*Input A : R _g = 50Ω, f = 3.58MHz 2V _{p-p} Input B : R _g = 1kΩ	46	60		dB
Pedestal	ΔV _{ped}	V _g = 2.2 to 3.0V	-100	0	+100	mV
Second Harmonic		R _g = 50Ω, f = 1MHz, 4.0V _{p-p} , R _L = ∞	46	55		dB
Third Harmonic		R _g = 50Ω, f = 1MHz, 4.0V _{p-p} , R _L = ∞	46	52		dB
Control, Threshold Voltage	V _{8S}		2.2	2.6	3.0	V
Pin Voltage (pin 1)	V ₁			6.9		V
Pin Voltage (pin 3)	V ₃	V ₈ = 2.0V		7.6		V
Pin Voltage (pin 3)	V ₃	V ₈ = 3.0V		7.6		V
Pin Voltage (pin 7)	V ₇	V ₈ = 3.0V		7.6		V
Pin Voltage (pin 7)	V ₇	V ₈ = 2.2V		7.6		V

Note) * : Test for input 1 and input 2.

For input 1 test, V_{cont} (pin 8 voltage) is 2.0V.For input 2 test, V_{cont} is 3.0V.**Equivalent Circuit Block Diagram****Case Outline 3030A-D8C21C
(unit : mm)**

SANYO :


Pins 4,5, being not used, are cut.

Specifications and information herein are subject to change without notice.

SANYO Electric Co., Ltd. Semiconductor Overseas Marketing Div.
 Natsume Bldg., 18-6, 2-chome, Yushima, Bunkyo-ku, TOKYO 113 JAPAN



N308TA/6105KI/O042KI, TS No.1054-1/3







Test Circuit



Test Conditions

Item	Symbol	SW made			Test Point
		SW1	SW2	SW3	
Circuit Current	I_D	c	c	c	A1
Distortion (1) Distortion (2)	THD THD	b	b	c	V4
		a	c	b	V4
Noise (1)	e_n	b	c	c	V4
Noise (2)	e_n	a	c	c	V4
Crosstalk (1) Crosstalk (2)	Is1 Is2	b	c	a	V4
		a	a	c	V4
Pedestal	ΔV_{PED}	a, b	c	c	V1
		pin voltage (pin 1)	b	c	V1
		pin voltage (pin 3)	b	c	V2
		pin voltage (pin 3)	a	c	V2
		pin voltage (pin 7)	a	c	V3





This application circuit diagrams and circuit constants shown are included as an example and provide no guarantee for distortion requirements to be high-performed. The information herein is believed to be accurate and reliable. However, no responsibility is assumed by SANYO for its use, nor for any infringement of patents or other rights of third parties which may result from its use.