



4-Channel Bridge (BTL) Driver for CD-ROM

Overview

The LA6543M is a 4-channel bridge (BTL) driver developed for CD-ROM applications.


Functions

- 4-channel power amplifier with bridge circuit (BTL)
- I_O max: 1A
- Integrated muting circuit (MUTE: Output OFF at Low, output ON at High. MUTE1 is for channel 1, and MUTE2 for channels 2, 3 and 4.)
- Integrated thermal shutdown circuit
- Divided output stage power supply (VS1: CH1, CH2, CH3; VS2: CH4)

Package Dimensions

unit: mm

3129-MFP36SLF



Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage 1	V _{CC} max		14	V
Maximum supply voltage 2	V _S max	V _S 1, 2	14	V
Input voltage	V _{IN} max	Input pins V _{IN} 1 to 4	13	V
Mute pin voltage	V _{MUTE} max		13	V
Allowable power dissipation	Pd max	IC only	0.9	W
		Specified substrate Note 1	2.1	W
Operating temperature	Topr		- 20 to +75	°C
Storage temperature	Tstg		- 55 to +150	°C

Note 1: Specified substrate 76.1 x 114.3 x 1.6 (t)mm, glass exposy

Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended operation voltage 1	V _{CC}		4 to 13	V
Recommended operation voltage 2-1	V _S 1	V _S 1: CH1 to CH3	4 to 13	V
Recommended operation voltage 2-2	V _S 2	V _S 2: CH4 output reference power supply	4 to 13	V

 $^{*}V_{CC} > V_{S}1, 2$


- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

Electrical Characteristics at V_{CC} = 12V, V_{S} = 5V, Ta = 25 $^{\circ}C$


Parameter	Symbol	Conditions	Ratings			1.1-20
r arameter	Cymbol	Symbol		typ	max	Unit
V _{CC} no-load current drain	I _{CC} 1	All outputs ON (MUTE1, MUTE2: High)	5	10	20	mA
	I _{CC} 2	All outputs OFF (MUTE1, MUTE2: Low)		5	10	mA
V _S 1 no-load current drain	I _S 1-1	CH1 - CH2 ON (MUTE1, MUTE2: High)		20	30	mA
	I _S 1-2	CH1 - CH2 OFF (MUTE1, MUTE2: Low)			4	mA
V _S 2 no-load current drain	I _S 2-1	CH3 - CH4 ON (MUTE1, MUTE2: High)		5	10	mA
	I _S 2-2	CH3 - CH4 OFF (MUTE1, MUTE2: Low)			4	mA
Output offset voltage	V _{OF} 1 to 4	Potential difference between plus and minus outputs for CH1 to CH4	-50		+50	mV
Input voltage range	V_{IN}	Input voltage range for V _{IN} 1 to V _{IN} 4	0.5		5	V
Output voltage (source)	Vsource	Plus and minus outputs at high level	4.4	4.7		V
		I _O = 700 mA				
(sink)	Vsink	Plus and minus outputs at low level		0.3	0.6	V
		I _O = 700 mA				
Closed circuit voltage gain	VG1	Voltage gain between CH1 to CH3 BTL amplifiers		7		dB
	VG2	Voltage gain between CH4 BTL amplifiers		14		dB
Slew rate	SR	(Note 1)		0.5		V/μs
Mute ON voltage	V_{MUTE}	MUTE1, MUTE2 voltage when output is ON (Note 2)		1.5	2	V
Mute ON current	I _{MUTE}	MUTE1, MUTE2 current when output is ON (Note 2)		6	10	μΑ

Note 1: Guaranteed design value

Note 2: MUTE turns amplifier output ON at High and OFF at Low. (Output impedance becomes high.) This applies to MUTE1 and MUTE2.




Pin Assignment




Pin Function

Pin number	Pin name	Equivalent circuit	Pin function		
1, 2					
17, 18					
19, 20	RF		Substrate (minimum potential)		
35, 36		vcc ®			
7	V _{IN} 1		Input pin for CH1		
9	V _{IN} 2		Input pin for CH2		
11	V _{IN} 3		Input pin for CH3		
13	V _{IN} 4	(1)(9) VIN (N)	Input pin for CH4		
8	VG1	(3) (7) VIN Λ11kΩ (1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	Input pin for CH1 (gain adjustment)		
10	VG2	(2) VG (3) VG	Input pin for CH2 (gain adjustment)		
12	VG2		Input pin for CH3 (gain adjustment)		
14	VG3 VG4		' '		
16		V _{REF} OUT 92038	Input pin for CH4 (gain adjustment)		
	V _{CC}	A10991	Power supply		
22	$V_{REF}OUT$		Level shift circuit reference voltage		
			(V _{REF} 1 buffer amplifier output)		
3	NC		May not be used.		
4	V _{SS} 2		Connect to V _S 2		
5	V _{SS} 2-OUT		Output stage reference voltage output		
			(V _S 2-V _{BE})/2: typ)		
6	MUTE1	® vcc	CH1 output ON/OFF		
15	MUTE2		CH2 to CH4 output ON/OFF		
		®MUTE1,2			
		To bias circuit			
		1200			
		(19/20)(36)(36) A10993			
21	V _{REF} IN		Level shift circuit reference voltage input		
	KLI		(V _{REF} 1 buffer amplifier input)		
23	V _O 8	Von	CH4 inverted output (AMP8 output)		
24	V _O 7		CH4 non-inverted output (AMP7 output)		
26	ν _Ο , V _O 6		CH3 inverted output (AMP6 output)		
27	V _O 5	® Ø Vo	CH3 non-inverted output (AMP5 output)		
28		[CH3 inverted output (AMP4 output) CH2 inverted output (AMP4 output)		
	V _O 4	308 309	, , , , , ,		
29	V _O 3		CH2 non-inverted output (AMP3 output)		
31	V _O 2	<u> </u>	CH1 inverted output (AMP2 output)		
32	V ₀ 1	A10992	CH1 non-inverted output (AMP1 output)		
25	VS2		CH3 (AMP5, AMP6), CH4 (AMP7, AMP8)		
			output stage power supply		
30	VS1		CH1 (AMP1, AMP2), CH2 (AMP3, AMP4)		
			output stage power supply		
33	V _{SS} 1-OUT		Output stage reference voltage (V _{SS} 1/2:typ)		
			(V _{REF} 2 buffer amplifier input)		
34	V _{SS} 1		Connect to VS1 (resistance split to generate		
			V _{SS} 1-OUT)		


Block Diagram



System Diagram (relationship between power supply and MUTE)



Sample Application Circuit




Gain Setting (input pins and adjustment pins)

A simplified diagram of $V_{\mbox{\footnotesize{IN}}}$ and VG is shown below.

- 1) Consider an 11 k Ω (typ.) inserted between V_{IN} and VG.
- 2) When only V_{IN} and not VG is used, the BTL gain (between V_{O}^+ and V_{O}^-) is set to 6 dB (0 dB for AMP only). This also applies for the case when V_{IN} is not used and an 11 k Ω external resistor is connected to VG for input.
- 3) Gain is set by the input impedance as seen from point A.
 - When VG only is used and the external resistor is R, the BTL gain (between V_{O}^+ and V_{O}^-) is 20 log (11 k Ω /R) + 6 dB.

When an 11 k Ω resistor is inserted between V_{IN} and VG, and input is via V_{IN}, the combined resistance Rz as seen from point A is Rz = 5.5 k Ω . Gain is

20 log (11 kΩ/5.5 kΩ) + 6 dB = 12 dB.



Offset Voltage

This IC incorporates a level shifter circuit. The input references the voltage V_{REF} to be applied and references the voltage $(V_{SS} - V_{BE} (0.7))/2V$ to be output.

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1998. Specifications and information herein are subject to change without notice.