Monolithic Linear IC

LA4587M

Preamplifier + Power Amplifier for 1.5 V Headphone Stereos



Overview

The LA4587M is a system IC that includes all of the necessary functions for a playback set on a single chip, reducing the number of external components needed.

Functions

- Stereo preamplifier (supports auto reverse function, switchable between metal and normal tape)
- Stereo power amplifier (OCL, mute function)
- Ripple filter
- Low boost function (BTL operation in low-frequency range)
- AMSS (Automatic Music Select System)
- Power switch


Features

- Preamplifier has a high open-loop gain ($VG_0 = 73 \text{ dB}$).
- Preamplifier requires no NF capacitor.
- Virtual ground capacitor can be 1 μF or less. (Lower impedance is achieved by having a V_{REF} amplifier built in.)
- Ripple filter requires no capacitor for preventing oscillation.
- Powerful output is obtained in low boost output (Po = $21 \text{ mW/V}_{CC} = 1.2 \text{ V}, \text{ f} = 100 \text{ Hz}$).
- A high-frequency cutoff capacitor is built into the preamplifier and power amplifier inputs; anti-buzz provision.

Package Dimensions

unit : mm

3102-QIP48D



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co.,Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Specifications

Maximum Ratings at Ta = $25 \circ C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max		3.0	V
Allowable power dissipation	Pd max		635	mW
Operating temperature	Topr		-10 to +60	°C
Storage temperature	Tstg		-40 to +125	°C


Operating Conditions at Ta = $25 \circ C$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V _{CC}		1.5	V
Operating supply voltage range	V _{CC} op		0.95 to 2.2	V


Operation Characteristics at Ta = 25 °C, V_{CC} = 1.2 V, f = 1 kHz, 0.775 V = 0 dBm, R_L = 10 k Ω (preamplifier), R_L = 16 Ω (power amplifier)

Parameter	Symbol	Conditions	min	typ	max	Unit
[Preamplifier + Power Amplifier]						
Quiescent current	I _{CCO} 1	$Rg = 2.2 \text{ k}\Omega, \text{ Rv} = 0 \Omega$	8	15	24	mA
	I _{CCO} 2	When power switch is off		0.1	5	μA
Voltage gain (closed)	VGT	$V_{O} = -20 \text{ dBm}, R_{V} = 10 \text{ k}\Omega$	54	57	60	dB
[Preamplifier]						
Voltage gain (open)	VG ₀	$V_{O} = -20 \text{ dBm}$	60	73		dB
Voltage gain (closed)	VG ₁	$V_{O} = -20 \text{ dBm}$	34	35.5	37	dB
Voltage gain (closed)	VG ₂	$V_0 = -20$ dBm, f = 10 kHz, metal on	25.5	28	30.5	dB
Maximum output voltage	V _O max	THD = 1 %	100	210		mV
Total harmonic distortion	THD ₁	VG = 35.5 dB/NAB, V _O = 100 mV		0.1	0.5	%
Equivalent input noise voltage	V _{NI}	Rg = 2.2 k Ω , BPF: 20 Hz to 20 kHz		1.3	3.0	μV
Interchannel crosstalk	CT ₁	Rg = 2.2 k Ω , 1 kHz TUNE, V _O = -20 dBm	45	56		dB
Interchannel crosstalk between F and R	CT ₂	Rg = 2.2 k Ω , 1 kHz TUNE, V _O = -20 dBm	65	78		dB
Ripple rejection ratio	Rr1	Rg = 2.2 kΩ, Vr = -30 dBm, fr = 100 Hz, 100 Hz TUNE	45	52		dB
[Low Boost + Power Amplifier]	I					
<u> </u>	VG ₃	$V_{O} = -20 \text{ dBm}$	20.5	23	25.5	dB
	VG ₄	$V_{O} = -20$ dBm, L.B. = on	20.5	23	25.5	dB
Voltage gain (closed)	VG ₅	V _O = -20 dBm, L.B. = on, f = 10 kHz	24.5	27.5	30.5	dB
	VG ₆	V _O = -20 dBm, L.B. = on, f = 100 Hz	30	34	38	dB
a	P ₀₁	THD = 10 %	5	9		mW
Output power	P _{O2}	THD = 10 %, f = 100 Hz, L.B. = on	13	21		mW
Total harmonic distortion	THD ₂	$P_{O} = 1 \text{ mW}$		0.5	1.5	%
Interchannel crosstalk	CT3	$V_0 = -20 \text{ dBm}, R_V = 0 \Omega$	38	43		dB
Output noise voltage	V _{NO}	$R_V = 0 \Omega$, BPF: 20 Hz to 20 kHz		35	48	μV
Ripple rejection ratio	Rr ₂	$R_V = 0 $ Ω, Vr = -30 dBm, fr = 100 Hz, 100 Hz TUNE	50	74		dB
Output mute voltage	VM	V _{IN} = -30 dBm, 1 KHz TUNE, mute on			-85	dBm
Input resistance	Ri		8	10	12	kΩ
Voltage gain difference	ΔVG ₃			0	+1.5	dB
[Ripple Filter]	· · · · · ·		I			
Ripple rejection ratio	Rr ₃	fr = 100 Hz, Vr = -30 dBm, V _{CC} = 1.0 V, I _{RF} = 25 mA, 2SB1295, h _{FE} 6 rank used	33	39		dB
Output voltage	V _{RF}	$V_{CC} = 1.0 \text{ V}, \text{ I}_{RF} = 25 \text{ mA}$	0.89	0.93		V
[AMSS]						
Operating output voltage	VOAMSS	Preout voltage when AMSS V _O = 0.6 Vp-p Pin 34 is short-circuited through 270 k Ω .	1.80	2.55	3.60	mV

Note: L.B. = Low boost



Sample Application Circuit



Note 1: Transistors equivalent to the 2SB1295 with $h_{FE}6$ rank and upward are recommended.

Note 2: C18, C23, and C26 are oscillation prevention capacitors; a polyester film or ceramic capacitor (which can guarantee the specified capacitance at operating temperatures) is recommended.

Pin Functions

	1		Unit (resistance: Ω , capacitance: F)	* Pin voltage is when $V_{CC} = 1.2 V$
Pin No.	Pin name	Pin voltage [V]	Internal equivalent circuit	Remarks
45	R.F OUT	1.13	45 300 45 45 45 45 45 404505	
2	POWER OUT1	0.6	AA	• A 160 Ω resistor is connected
7	POWER OUTC			between individual outputs (between pins 2 and 7, and between pins 13 and 7).
13	POWER OUT2			
3	POWER NF REF1	0.75	A A	Each power NF connection
9	POWER NF REFC			
12	POWER NF REF2			
4	POWER NF1	0.75		Each power NF connection.
8	POWER NFC		<u>зок</u> — ₩—	
11	POWER NF2		(4) + 300 → ₩ + + + → \$100k ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	
5	POWER H.P1	0.75		 Grounded to V_{REF} through a 1 kΩ resistor when low boost
10	POWER H.P2		5 1k ↓ 1k ↓ 1k ↓ 100k ↓ 100k ↓ 100k ↓ 100k ↓ 100k	1 kΩ resistor when low boost is on (pin 41: floating).
14	L.P2	0.75		Low boost secondary LP connection.

Continued on next page.

LA4587M

Pin No.	Pin name	Pin voltage	Internal equivalent circuit	Remarks
15	Low Boost NF	[V] 0.75		Low boost amplifier NF connection.
16 18	POWER IN2 POWER IN1	0.75	15 90k 15p 400390	 Each power input connection The input resistance is 10 kΩ. An anti-buzz capacitor is buil in.
17	L.P1	0.75	17 300 300 300 300 300 300 300 30	Low boost primary LP. connection.
19 20	NFC2 NFC1	0.75	43k 300 (19) 	
21 28	PRE NF1 PRE NF2	0.75		 Each preamplifier NF connection. NF requires no capacitor.
22 27	PRE OUT1 PRE OUT2	0.45	2200k 300 400394	 200 kΩ is connected between each output pin and NF pin.

Continued on next page.

LA4587M

Continued from preceding page.

Unit (resistance: Ω , capacitance: F)

Jonninue	d from preceding page.		Unit (resistance: Ω , capacitance: F)	
Pin No.	Pin name	Pin voltage [V]	Internal equivalent circuit	Remarks
23 26	METAL1 METAL2	0	23 3.9k	 Connected to GND through 3.9 kΩ in metal on mode (pin 40: floating)
24	AMSS IN1	0.75	۸ ۸	AMSS inverting input
25	AMSS IN2			 connection. An external input resistor is required.
29	PRE REV IN1	0.75	∧	Pins 29 and 30 turn on in
30	PRE REV IN2			REV mode (pin 39: GND). • Pins 31 and 32 turn on in
31	PRE FWD IN2			FWD mode (pin 39: floating)When not using the head, a
32	PRE FWD IN1		A003B7	 bias resistor (2.2 kΩ) is required between these pins and V_{REF} (pin 33). An anti-buzz capacitor is built in.
33	V _{REF}	0.75		 V_{REF} amplifier output. Low impedance is achieved due to the output resistor (ro = 10 Ω). Inflow/outflow current: 200 µA max.
34	REF	0.75		The V _{REF} amplifier is referenced hereto.
36	AMSS OUT		300 36 300 300 300 300 300 300 300 300 3	Outputs a pulse waveform in accordance with the AMSS IN (pins 24 and 25) input level.

Continued on next page.

LA4587M

Continue	d from preceding page.		Unit (resistance: Ω , capacitance: F)	
Pin No.	Pin name	Pin voltage [V]	Internal equivalent circuit	Remarks
37 41	POWER MUTE SW Low Boost SW			 When pin 37 is grounded, mute is on. When pin 41 is floating, low boost is on.
38	POWER SW		3B 300 400402	Power on when grounded.
39	FWD/REV SW		۸ ۸	When pin 39 is floating: FWD
40	METAL SW			mode; when grounded: REV mode.When pin 40 is in FL mode: metal on.
44	R.F REF	1.13		 RF is referenced hereto. An external capacitor can be used to vary RF SVRR.
46	R.F BASE	0.5		 Used for external PNP transistor base drive.

Unit (resistance: Ω , capacitance: F)


Description of External Components

• C ₁ (1.0 to 10 µF):	V_{REF} amplifier is referenced to this decoupling capacitor. The V_{REF} SVRR depends on the value of this capacitor. Note that if the capacitance is reduced, the SVRR worsens.			
• C ₂ , C ₁₀ :	Playback preamplifier EQ constant.			
• C ₃ , C ₉ (0.47 to 3.3 µF):	Preamplifier output capacitor.			
• C ₄ , C ₈ :	AMSS input HPF capacitor.			
• C ₅ , C ₇ :	EQ constant for metal (built-in resistance 3.9 k Ω ±15%).			
• C_6 (0.1 to 22 µF):	V _{REF} decoupling capacitor. For high-frequency noise rejection.			
• C_{11} , C_{12} (3.3 to 10 µF):	NFC decoupling capacitor. Note that if the capacitance is reduced, the preamplifier low-frequency gain decreases.			
• C ₁₃ , C ₁₅ (1.0 to 3.3 µF):	Power amplifier input capacitor (Input resistance: 10 k Ω).			
• C ₁₄ , C ₁₇ :	Capacitor for low boost LPF. The low boost gain depends on the capacitance.			
• C_{16} (1.0 to 4.7 µF):	Boost amplifier NF capacitator. Note that if the capacitance is reduced, the low boost low-frequency gain decreases.			
• C_{18} , C_{23} , C_{26} (0.1 to 1.0 μ F):	Oscillation blocking capacitator.			
• C ₁₉ , C ₂₂ , C ₂₅ (3.3 to 10 µF):	Power amplifier NF capacitor. Note that if the capacitance is reduced, the power amplifier low-frequency gain decrea			
• C ₂₀ , C ₂₄ :	Bass high boost capacitor. The high gain depends on the capacitance.			
• C ₂₁ (100 to 2200 pF):	Oscillation blocking capacitator.			
• C ₂₉ (4.7 to 10 µF):	RF output decoupling capacitor. (Also serves as the power supply capacitor and the oscillation blocking capacitor.)			
• C ₂₈ (22 to 220 µF):	Power supply capacitor.			
• C ₃₀ (2.2 to 10 µF):	RF is referenced to this LPF capacitor. The RF SVRR depends on the capacitance.			
• C_{31}, C_{32} (0.047 to 0.22 µF):	Switching circuit smoothing capacitor. Must be adjusted according to the set timing.			
• R ₁ , R ₁₀ :	For preamplifier gain adjustment.			
• R ₂ , R ₉ :	Playback preamplifier EQ constant.			
• R ₃ , R ₈ :	EQ constant for metal.			
• R ₄ , R ₇ :	10 k Ω volume control.			
• R ₅ , R ₆ :	For AMSS gain adjustment and HPF.			
• R ₁₁ , R ₁₂ , R ₁₃ :	For oscillation blocking.			
• R ₁₄ , R ₁₅ (100 to 430 kΩ):	For switching circuit smoothing (discharge resistors).			

Operation Descprition

· Low boost system

Low-frequency region amplification: 12 dB/oct, high-frequency region amplification: 6 dB/oct.



• Note on low boost

The signals that are applied to each power input are mixed and then passed through a two-stage LPF. Because the signal levels are attenuated by the LPF, level compensation is accomplished by amplifying the signals through a low boost amplifier located in between. The phase of signals that pass through the secondary LPF is inverted relative to the input signal; these signals are then input to each power amplifier.


• Note on channels 1 and 2

The positive phase signals that were input from the positive ("+") input pins and the reverse phase signals that were input from the negative ("-") input pins and then were passed through the secondary LPF are all input, amplified, and then output.

• Note on the common amplifier


The phase of the signals that passed through the secondary LPF is inverted by the inverting amplifier; the signals (with reversed phases relative to channels 1 and 2) are then input to the negative ("-") inputs. The positive ("+") input signals are grounded to V_{REF} , amplified by the inverting amplifier and then output.

The phase of the channel 1 and 2 amplifier outputs and the common amplifier outputs are made to oscillate with inverted phases, making it possible to obtain the dynamic range efficiently.




Sample Application Circuits for Low Boost Switching

In the above circuits, MID and MAX are switched by changing the gain of the boost amplifier.



The AMSS comparator


Block Diagram



A00410

Operation Description

- The input amplifiers are inverting amplifiers. The gain and HPF characteristics can be adjusted through an external C-R (input impedance).
- The AMSS comparator outputs pulses for an input waveform that satisfies certain set conditions (frequency and voltage level).



•When AMSS is not used, the input pins (pins 24 and 25) are connected to V_{REF} (pin 33).

Notes on the ripple filter


• The RF SVRR can be adjusted by an external capacitor connected to pin 44.

 $\begin{array}{l} 3.3 \ \mu F \rightarrow 39 \ dB \\ 4.7 \ \mu F \rightarrow 42 \ dB \\ 10 \ \mu F \rightarrow 47 \ dB \end{array}$

• It is recommended that external transistors be equivalent to the 2SB1295 with h_{FE} 6 rank and upward.

Note on power output

•The power amplifier output and the common amplifier output are connected by a resistor of approximately 160 Ω .




A00411

Notes on power mute


- Power mute turns off the fixed current that is supplied to the power section.
- The output DC when power mute is on is the V_{REF} electric potential (0.75 V).
- The output impedance when power mute is on is approximately 10 k $\!\Omega\!$.

SW Pin Equivalent Circuit Diagram

1. Power switch




2. Power mute and low boost switch





A00413


3. FWD/REV, METAL switch




A00414










No.5204-17/18



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of January, 1997. Specifications and information herein are subject to change without notice.