

SUBSCRIBER LINE INTERFACE KIT

MAIN CHARACTERISTICS

- PROGRAMMABLE DC FEEDING RESISTANCE AND LIMITING CURRENT (four values available)
- THREE OPERATING MODES :
STAND-BY, CONVERSATION, RINGING
- NORMAL/BOOST BATTERY, DIRECT/REVERSE POLARITY
- SIGNALLING FUNCTION (off-hook/GND-key)
- FILTERED OFF-HOOK DETECTION IN STAND-BY (10ms)
- QUICK OFF-HOOK DETECTION IN CONVERSATION (< 1ms) FOR LOW DIAL PULSE DETECTION DISTORTION
- HYBRID FUNCTION
- RINGING GENERATION WITH QUASI ZERO OUTPUT IMPEDANCE, ZERO CROSSING INJECTION (no ext. relay needed) AND RING TRIP DETECTION
- AUTOMATIC RINGING STOP WHEN OFF-HOOK IS DETECTED
- PARALLEL AND SERIAL DIGITAL INTERFACES
- TELETAXE SIGNAL INJECTION (2V_{RMS}/5V_{RMS})
- LOW NUMBER OF EXTERNAL COMPONENTS
- GOOD REJECTION OF THE NOISE ON BATTERY VOLTAGE (20dB at 10Hz and 40dB at 1kHz)
- POSSIBILITY TO WORK ALSO WITH HIGH COMMON MODE CURRENTS
- INTEGRATED THERMAL PROTECTION WITH THERMAL OVERLOAD INDICATION

DESCRIPTION

The ST SLIC KIT (L3000/L3030) is a set of solid state devices designed to integrate main of the functions needed to interface a telephone line. It consists of 2 integrated devices : the L3000 line interface circuit and the L3030 control unit.

This kit performs the main features of the BORSHT functions :


- Battery feed
- Ringing
- Signalling
- Hybrid

Additional functions, such as battery reversal, extra battery use, line overvoltage sensing and metering-


pulse injection are also featured ; most external characteristics, as AC and DC impedances, are programmable with external components. The ST SLIC injects ringing in balanced mode and for that, as well as for the operation in battery boosted, a positive battery voltage shall be available on the subscriber card. As the right ringing signal amplification both in voltage and in current is provided by SLIC, the ring signal generator shall only provide a low level signal (0.285Vrms).

This kit is fabricated using a 140V Bipolar technology for L3000 and a 12V Bipolar I²L technology for L3030.


This kit is suitable for Central Office (German Specifications) and for the high range of PABX (Private Automatic Branch Exchange).



DIP28




PLCC44



FLEXIWATT15

ORDER CODES :

L3030 (DIP28)
L3030P (PLCC44)
L3000 (FLEXIWATT15)

PIN CONNECTION (top view)

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{b-}	Negative Battery Voltage	- 80	V
V_{b+}	Positive Battery Voltage	80	V
$ V_{b-} + V_{b+} $	Total Battery Voltage	140	V
V_{dd}	Positive Supply Voltage	+ 5.5	V
V_{ss}	Negative Supply Voltage	- 5.5	V
$V_{agnd} - V_{bgnd}$	Max. Voltage between Analog Ground and Battery Ground	5	V
T_j	Max. Junction Temperature	+ 150	°C
T_{slg}	Storage Temperature	- 55 to + 150	°C

THERMAL DATA
L3000 HIGH VOLTAGE

R_{thjc}	Max. Resistance Junction to Case	4	°C/W
R_{thja}	Max. Resistance Junction to Ambient	50	°C/W

L3030 LOW VOLTAGE

R_{thja}	Max. Resistance Junction to Ambient	80	°C/W
------------	-------------------------------------	----	------

OPERATING RANGE

Symbol	Parameter	Min.	Typ.	Max.	Unit
T_{oper}	Operating Temperature Range	0		70	°C
V_{b-}	Negative Battery Voltage	- 70	- 48	- 24	V
V_{b+}	Positive Battery Voltage	0	+ 72	+ 75	V
$V_{b-} + V_{b+}$	Total Battery Voltage		120	130	V
V_{dd}	Positive Supply Voltage	+ 4.5		+ 5.5	V
V_{ss}	Negative Supply Voltage	- 5.5		- 4.5	V
I_{max}	Total Line Current			85	mA

PIN DESCRIPTIONS (L3000)

N°	Name	Description
1	TIP	A line termination output with current capability up to 100mA (I_a is the current sourced from this pin).
2	MNT	Positive Supply Voltage Monitor
3	V_{B+}	Positive Battery Supply Voltage
4	BGND	Battery ground relative to the V_{B+} and the V_{B-} supply voltages. It is also the reference ground for TIP and RING signals.
5	V_{DD}	Positive Power Supply + 5V
6	VIN	2 wire unbalanced voltage input.
7	VBIM	Output voltage without current capability, with the following functions : - give an image of the total battery voltage scaled by 40 to the low voltage part. - filter by an external capacitor the noise on V_{B-} .
8	V_{B-}	Negative Battery Supply Voltage
9	AGND	Analog Ground. All input signals and the V_{DD} supply voltage must be referred to this pin.
10	REF	Voltage reference output with very low temperature coefficient. The connected resistor sets internal circuit bias current.
11	C1	Digital signal input (3 levels) that defines device status with pin 12.
12	C2	Digital signal input (3 levels) that defines device status with pin 11.
13	I_T	High precision scaled transversal line current signal. $I_T = \frac{I_a + I_b}{100}$
14	IL	Scaled longitudinal line current signal. $IL = \frac{I_a - I_b}{100}$
15	RING	B line termination output with current capability up to 100mA (I_b is the current sunk into this pin).


L3030 - PIN CONFIGURATION

Pin		Symbol	Function
PLCC-44	DIP-28		
1		TST	This pin is connected internally for test purpose. It should not be used as a tie point for external components.
2	28	REF	Bias Set
3	1	AGND	Analog Ground
4	2	VSS	– 5V
5	3	VDD	+ 5V
6		N.C.	Not connected.
7	4	CZS	AC Feedback Input
8	5	ACF	AC Line Impedance Synthesis
9	6	ZAC	AC Impedance Adjustment
10		TST	This pin is connected internally for test purpose. It should not be used as a tie point for external components.
11		TST	This pin is connected internally for test purpose. It should not be used as a tie point for external components.
12		TST	This pin is connected internally for test purpose. It should not be used as a tie point for external components.
13	7	VOUT	Two wire unbalanced output.
14	8	CM	Capacitor Multiplier Input
15	9	RC	DC Feedback Input
16	10	IT	Transversal Line Current
17	11	RDC	DC Feeding System
18	12	EIA	Read/write Command
19	13	NCS	Chip Select Command
20	14	DIO	Data Input/output
21	15	DCLK	Clock Signal
22		DGND	Digital Ground
23		N.C.	Not connected.
24		N.C.	Not connected.
25		N.C.	Not connected.
26	16	CI	Input/output Changing Command
27	17	C1	State Control Signal 1
28	18	C2	State Control Signal 2
29		N.C.	Not connected.
30		N.C.	Not connected.
31	19	IL	Longitudinal Line Current
32	20	CRTS	Ring trip Det. & TTX Shaping
33	21	TTXIN	Teletax Signal Input
34	22	RGTTX	TTX Filter Level Compensation
35	23	TTXF	TTX Filter Input
36	24	ZB	Balancing Network


L3000 - PIN CONFIGURATION (continued)

Pin		Symbol	Function
PLCC-44	DIP-28		
37		TST	This pin is connected internally for test purpose. It should not be used as a tie point for external components.
38		TST	This pin is connected internally for test purpose. It should not be used as a tie point for external components.
39		TST	This pin is connected internally for test purpose. It should not be used as a tie point for external components.
40	25	TX	4W Sending Output
41	26	RX/RG	4W Receiving and Ring Input
42	27	VBIM	Battery Image Input
43		TST	This pin is connected internally for test purpose. It should not be used as a tie point for external components.
44		TST	This pin is connected internally for test purpose. It should not be used as a tie point for external

L3000 BLOCK DIAGRAM



L3030 BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

L3000 - HIGH VOLTAGE CIRCUIT

The L3000 line interface provides a battery feeding for telephone lines and ringing injection. The IC contains a state decoder that under external control can force the following operational modes : stand-by, conversation and ringing.

In addition Power down mode can be forced connecting the bias current resistor to VDD.

Two pins, I_L and I_T , carry out the information concerning line status which is detected by sensing the line current into the output stage.

The L3000 amplifies both the AC and DC signals entering at pin 6 (VIN).

Separate grounds are provided :

- Analog ground as a reference for analog signals
- Battery ground as a reference for the output stages

L3030 - CONTROL UNIT

The L3030 low voltage control unit controls L3000 line interface module, giving the proper information to set line feed characteristic, to inject ringing and TTX signal. An on chip digital interface allows a microprocessor to control all the operations. L3030 defines working states of line interface and also informs the controller about line status.

If it's not otherwise specified pins number are coming from PLCC44 package.

L3000 - WORKING STATES

In order to carry out the different possible operations, the ST SLIC kit has several different working states. Each state is defined by the voltage respectively applied by pins 27 and 28 of L3030 to the pins 11 and 12 of L3000.

Three different voltage levels ($-5, 0, +5$) are available at each connection, so defining nine possible states as listed in tab. 1.

Table 1.

		Pin 28 of L3030 / Pin 12 of L3000		
		+ 3	0	- 3
Pin 27 of L3030	+ 3	Stand-by	Conversation in Normal Battery Direct Polarity	Conversation in Normal Battery Reverse Polar
	0	Not allowed.	Conversation in Boost Battery Direct Polarity	Conversation in Boost Battery Reverse Polar
Pin 11 of L3000	- 3	Not allowed.	Ringing with Direct Polarity	Not allowed.

Appropriate combinations of two pins define the three modes of the ST SLIC, that are :

- a) Stand-by (SBY)
- b) Conversation (CVS)
- c) Ringing (RING)

In Stand-by and in ringing just one condition is allowed (normal battery and direct polarity) but four are possible in conversation (normal battery or boost battery, direct polarity or reverse polarity).

Inside the conversation mode, two more functions are also available, that do not affect the particular operation where the SLIC is set. The functions are :

- 1) Current limiting (with 4 possible levels)
- 2) Metering pulse injection

It is always possible to switch from one state to another.

A fourth status, Power down (PD), can be set disconnecting the bias resistor (RH) from pin 10 of L3000 by means of an external transistor.

The main difference between Stand-by and Power down is that in SBY the power consumption on the voltage battery VB- ($-48V$) is reduced but the SLIC can recognize yet the On hook/Off hook status. In PD the power consumption on VB- is reduced to zero, but none operation can be performed by the SLIC.

The SBY status should be used when the telephone is in On hook and PD status only in emergency condition when it is mandatory to cut any possible dissipation but no operation are requested.

OPERATING MODES


STAND-BY (SBY) MODE

In this mode, the bias currents of both L3000 and L3030 are reduced as only some parts of the two circuits are completely active, control interface and current sensors among them. The current supplied to the line is limited at 7mA, and the slope of the DC characteristic corresponds to :

$$R = \frac{2}{3} \times (RFS + 2RP)$$

The Line voltage with an infinite load resistance is just the battery voltage minus the voltage drop (approx. 15V) of the output stage amplifiers (see fig. 1).

Figure 1 : DC Characteristics in Stand-by Mode.



The AC characteristic is just the resistance of the two serial resistors RP.

In Stand-by mode the battery polarity is just in direct condition, that is the TIP wire more positive than the RING one ; boost battery is not achievable. There are two possible line conditions where the SLIC is expected to be in stand-by mode :

- 1) ON-HOOK ($I_{line} < 5mA$). Normal on-hook condition.
- 2) OFF-HOOK ($I_{line} > 7mA$). Handset is unhooked, the SLIC is waiting for command to activate conversation.

When the ST SLIC is in stand-by mode, the power dissipation of L3000 does not exceed 200mW (from - 48V) eventually increased of a certain amount if some current is flowing into the line. Depending on the total loop resistance, included telephone set and RP, this quantity will range from 200mW (total loop resistance of 3.5 Kohm) to about 800mW (total loop resistance of 140 ohm).

The power dissipation of L3030 in the same condition, is typically 120mW.

The Stand-By Mode is set when the byte sent to the L3030 Serial Digital Interface has the first two bits

(BIT0R and BIT1R) equal to "0".

Setting to 0 all the 8 bits of the command sent to the digital interface of L3030, the bias currents of both L3000 and L3030 are reduced and only some parts of the two circuits are active similarly to the stand-by mode ; in this situation, named power-down denial, the line sensors are disabled (ON/OFF-HOOK line conditions cannot be recognized) and the current supplied to the line is limited at 0.25mA.

CONVERSATION (CVS) OR ACTIVE MODE

In conversation mode it is possible to select between two different DC Characteristics by the BIT5R of the Serial Interface.

- 1) Normal Battery (NB)
- 2) Boost Battery (BB)

It is also possible to select (BIT4R) the polarity of the DC line voltage and (BIT6R-BIT7R) one of the four values of limiting current (25mA or 30mA or 45mA or 70mA).

Battery reverse can take place either before or during conversation.

As far as the DC characteristic in Normal Battery is concerned, three different feeding conditions are present :

a) current limiting region ; the DC impedance of the SLIC is very high ($> 20 \text{ Kohm}$) and therefore the system works like a current generator, the current value being set through the digital interface (25/30/45/70mA).


b) standard feeding system region ; the characteristic is equal to a -48V (-60V) battery (note 1), in series with two resistors, whose value is set by external components (see external component list of L3030).

c) low impedance region ; the battery value is reduced to 33V (45V) and the serial resistance is reduced to the value specified in stand by mode, that is :

$$\frac{2}{3} \times (RFS + 2 RP)$$

Switching between the three region is automatic without discontinuity, and depends on the loop resistance. Fig. 2 shows the DC characteristic in normal battery condition.

Figure 2 : DC Characteristic (n.b.) $I_{LIM} = 25/30/45/70 \text{ mA}$.



Note : 1. This value of voltage battery, named apparent battery, is fixed internally by the control unit and is independent of the actual battery value. So, the voltage drop in the low impedance region is 15V . It is also possible to increase up to 25V this value setting BIT3R to 1.

When the boost battery condition is activated the low impedance region can never be reached by the system ; in this case the internal dropout voltage is equal to 30V .

Fig. 3 shows the DC characteristic in boost battery condition.

In conversation mode, on request of control processor, whatever condition is set (normal or boost battery, direct or reverse polarity), you can inject the 12kHz (or 16kHz) signal (permanently applied at the pin 33), as metering pulses. A patented automatic control system adjust the level of the metering signal, across the line, to 2Vrms setting BIT3 = 0, or to 5Vrms setting BIT3 = 1 ; this, regardless of the line impedance. Moreover the metering signal is ramped at the beginning and at the end of each pulse to prevent undesirable clicking noise ; the slope is determined by the value of CINT (see the external component list of L3030). The SLIC also provides, in the transmit direction (from line to 4-wire side), an amplifier to insert an external notch filter (series resonator) for suppressing the $12/16\text{kHz}$ residual signal.


Figure 3 : DC Characteristic (b.b.) $I_{LIM} = 25/30/45/70$ mA.

Fig. 4 shows a suggested notch Filter configuration. The metering pulses can be injected with a DC line current equal to zero (ON-HOOK Operation).

In conversation mode the AC impedance at the line terminals, ZML, is synthesized by the external components ZAC and RP, according to the following formula :

$$ZML = ZAC + (RP1 + RP2)$$

Depending on the characteristic of the ZIAC network, ZML can be either a pure resistance or a complex impedance, so allowing ST SLIC to meet different standards as far as the return loss is concerned. The capacitor CCOMP guarantees stability to the system.

The two-to-four wire conversion is achieved by means of a Wheatstone bridge configuration, the sides of which being :

- 1) the line impedance (Z_{line}),
- 2) the SLIC impedance at line terminals (ZML),

- 3) the network ZA connected between pin 36 and 41 of L3030 (see external component list of L3030),
- 4) the network ZB between pin 36 and ground that shall copy the line impedance.

For a perfect balancing, the following equation shall be verified :

$$\frac{ZA}{ZB} = \frac{ZML}{Z_{line}}$$

It is important to underline that ZA and ZB are not obliged to be equal to ZML and to Z_{line} , but they both may be multiplied by a factor (up to ten) so allowing use of smaller capacitors.

In conversation, the L3000 dissipates about 500mW for its own operation ; the dissipation depending on the current supplied to the line shall be added.

The fig 5 and fig 6 show the DC characteristic for two different Feeding resistance.

2 x 200 Ohm and 2 x 400 respectively.

Figure 4 : External Teletaxe Filter.




Figure 5 : DC Characteristic for 2 x 200 ohm Feeding System.






Figure 6 : DC Characteristic for 2 x 400 ohm Feeding System.**Figure 7 :** Line Current Versus Loop Resistance.

RINGING

When ringing is selected (BIT2R = 1, BIT0R = 0), the control unit L3030 presets the L3000 to operate between - 48V (- 60V) and + 72V (+ 60V) battery. Then, setting BIT1 = 1, a low level signal (0.285Vrms with frequency range 16-66Hz) applied to pin 41, is amplified and injected in balanced mode to the line through L3000 with a superimposed DC voltage of 24V. The impedance to the line is given by the two external resistors and the 24V DC polarity can only be direct.

The first and the last ringing cycles are synchronized by L3030 so that ringing always starts and stops at

zero crossing. Ring trip detection is performed autonomously by the SLIC, without any particular command, using a patented system ; when handset is lifted, SLIC suspends the ringing signal just remaining in the ringing mode. In this condition, the control unit L3030 checks that the loop is closed for a time equal to two periods of the ringing signal ; if the closure is confirmed, a flag (BIT0T = 1) is set and the SLIC waits the new command from the control processor. Whereas the loop closure is not confirmed, the ringing signal is newly applied to the line, without setting BIT0T.

DIGITAL INTERFACE

FUNCTIONAL DESCRIPTION

The L3030 states and functions are controlled by central processor through five wires defining a digital interface. It is possible to select the interface working mode between SERIAL or PARALLEL (pin 33 tied to a voltage between 4 and 5V).

1) SERIAL MODE

The five wires of the digital interface have the following functions :

- clock (DCLK), entering at pin 21
- data in/data out (DIO), exchanged at pin 20
- input/output select (EIA), entering at pin 18
- chip select (NCS), entering at pin 19
- change NCS from in to out (CI), entering at pin 26 (note 1)

The maximum clock frequency is 600Khz.

When EIA signal is low data are transferred from the card controller into I/O registers of the L3030 selected by NCS signal tied at low level ; then data are

latched for execution. In this phase a complete 8 bit word is loaded into internal register and consequently NCS signal must remain low for the corresponding 8 clock pulses (DCLK). The EIA signal must remain at low level at least for the time in which NCS signal remain low. The device load data in input register during the positive edge of clock signal (DCLK) and store the contents of the register on the positive edge of NCS signal.

When EIA signal is high data are transferred from the L3030 selected by NCS tied to low level to the card controller. The L3030 status is described by five bits contained in the output register ; the NCS signal can remain low for five or less clock pulses depending if the card controller want to read the complete L3030 status or only a part of it.

Fig. 8, 9 show the complete write and read operation timing. Table 1 shows the meaning of each bit of an I/O data.

Table 1 : Serial Mode.

Data in (note 2)				
Meaning	Value			
BIT0R = Impedance (note 3)	0 - Stand-by/ringing			
	1 - Conversation			
BIT1R = TTX & Ring Timing (note 4)	0 - Timing off			
	1 - Timing on			
BIT2R = Ring (note 5)	0 - TTX Signal Injection			
	1 - Ring Signal Injection			
BIT3R = TTX Level	0 - Low Amplitude (2V _{RMS})			
	1 - High Amplitude (5V _{RMS})			
BIT4R = Battery Polarity	0 - Normal Polarity			
	1 - Reverse Polarity			
BIT5R = Extra Feeding	0 - Normal Battery			
	1 - Boosted Battery			
BIT6R Current	0	0	1	1
BIT7R Limiting	25mA	30mA	45mA	70mA
	0	1	1	0

- Notes :**
1. When CI signal is tied to low level, NCS signal is the chip select input ; with CI signal at high level, the NCS signal becomes an output that carry out the logical sum of the following bits : BIT0T, BIT1T.
 2. The description of the commands is referred to the system L3030 + LINE INTERFACE module.
 3. To set SBY mode with Ilim = 7mA : BIT0R = 0 and at least one of the two last bits (BIT6R ; BIT7R) must be set to 1.
 4. TTX and RING signals are injected into the line interface module with BIT1R to "1".
 5. To set RING mode at least one of the three last bits (BIT5R, BIT6R, BIT7R) must be set to 1, in addition BIT0R must be set to 0

Table 1 : Serial Mode.

Data Out (note 1)	
Meaning	Value
BIT0T = Line Supervision	0 - On Hook
	1 - Off Hook
BIT1T = Ground Key	1 - Long. Line Current < 17mA
	0 - Long. Line Current > 17mA
BIT2T = Internal Line Current Limiter (note 2)	0 - Off
	1 - On
BIT3T = Line Voltage	0 - Normal
	1 - Minus of Half Battery
BIT4T = Thermal Overload (note 3)	1 - Off
	0 - On

Notes : 1. The description of the commands is referred to the system L3030 + LINE INTERFACE module.

2. The bit BIT2T is set to 1 when the SLIC is operating in Conversation Mode and into the limiting current region (short loop).

3. The bit BIT4T is set to 1 when the junction temperature of L3000 is about 140°C.

Figure 8 : Writing Operation Timing (serial mode).





Figure 9 : Reading Operation Timing (serial mode).



2) PARALLEL MODE

This operating mode is enabled connecting pin 33 to a voltage in the range from 4V to 5V. The five wire have the following functions :

- power down/feeding (EIA), entering at pin 18
- timing (CI), entering at pin 26
- ring (DCLK), entering at pin 21
- on-hook/off-hook (NCS), outgoing at pin 19
- ground-key (DIO), outgoing at pin 20

In this operating mode the signals at the inputs are immediately executed, without any external clock timing ; all the internal registers are bypassed. The informations sent back on pins 19 and 20, display in real time the setting of internal circuits, that means line status. In the table 2 the correspondence between the interface wires in the parallel mode and equivalent bit in serial mode is pointed out ; where there isn't this correspondence, the internal setting is shown.

Table 2 : Parallel Mode.

Pin	Rif.	Meaning (note 1)	Eq. Bit of Ser. Interf.	Value
18	EIA	PD/feeding	BIT0R	0 : High Impedance 1 : Low Impedance
26	CI	Timing	BIT1R	0 : Ring Timing Off 1 : Ring Timing On
21	DCLK	Ring	BIT2R	0 : No Ring 1 : Ring Injection
			BIT3R	0 : Low Amplitude
			BIT4R	0 : Normal Polarity
			BIT5R	0 : Normal Battery
			BIT6R	0 :
			BIT7R	1 : Line Curr. = 30mA
19	NCS	On-hook/off-hook	BIT0T	0 : On-hook 1 : Off-hook
20	DIO	Ground Key	BIT1T	0 : Long. Curr. < 17mA 1 : Long. Curr. > 17mA
			BIT2T	
			BIT3T	
			BIT4T	

Note : 1. The description of the commands is referred to the system L3030 + LINE INTERFACE module.

DIGITAL INTERFACE ELECTRICAL CHARACTERISTICS (VDD = + 5V, VSS = - 5V, Tamb. = @% C) (refer to PLCC44 package)

STATIC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Vil	Input Voltage at Logical "0"	Pins 18, 19, 20, 21, 26	0		0.8	V
Vih	Input Voltage at Logical "1"		2.0		5	V
Iil	Input Current at Logical "0"	V _{II} = 0V			200	μA
Iih	Input Current at Logical "1"	V _{ih} = 5V			10	μA
Vol	Output Voltage at Logical "0"	Pins 19, 20 I _{out} = - 1mA			0.4	V
Voh	Output Voltage at Logical "1"	Pins 19, 20 I _{out} = 1mA	2.4			V
I _{lk}	Tristate Leak. Current	Pin 20 NCS = "1"			10	μA

DYNAMIC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
fclk	Clock Frequency		1		600	KHz
Tr, Tf	Clock Rise and Fall Time				50	ns
T _{wh} , T _{wl}	Clock Impulse Width		750			ns
Tis	CI to NCS Set up Time		300			ns
Tec	"0" EIA to DCLK Set up Time		300			ns
Tsc	DCLK to NCS Delay (+ edge)		300			ns

DINAMIC ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Tsd	Data in Set up Time		0			ns
Thd	Data in Hold Time		500			ns
Tcs	NCS to DCLK Hold Time		800			ns
Tca	"0" EIA to DCLK Hold Time		800			ns
Tac	"1" EIA to DCLK Set up Time		200			ns
Tzd	Data out to "0" NCS Delay		0		600	ns
Tce	"1" EIA to DCLK Hold Time		800			ns
Tdz	Data out to "1" NCS Delay				500	ns
Tdd	Data out to DCLK Delay				1500	ns
Tsi	"0" CI to NCS Hold Time		300			ns

OPERATION DESCRIPTION

To set ST SLIC in operation the following parameters have to be defined :

- the DC feeding resistance RFS, defined as the resistance of each side of the traditional feeding system (most common values are 200, 400 or 500 ohm).
- the AC impedance at line terminals, ZML, to which the return loss measurement references. It can be real (typically 600 ohm) or complex.
- the equivalent AC impedance of the line Zline, when evaluating the trans hybrid loss (2/4 wire conversion). It is usually a complex impedance.

- the ringing signal frequency Fr (ST SLIC allows frequency ranging from 16 to 66Hz).
- the metering pulse frequency Ft (two values are possible : 12Khz or 16Khz).
- the value of the two resistors RP1/RP2 in series with the line terminals ; main purpose of the a.m. resistors is to allow primary protection to fire. ST suggest the minimum value of 50 ohm for each side.

On this assumptions, the following component list is defined.

EXTERNAL COMPONENT LIST FOR THE LINE INTERFACE L3000

Component			Involved Parameter or Function
Ref.	Pin	Value	
RH	10	24.9K Ω $\pm$ 2%	Bias Resistance
RP	1, 15	30 to 100 Ω	Line Series Resistor
CDVB	7	47 μ F – 10V	Battery Voltage Rejection
CVB+ (note 1)	3	0.1 μ F – 100V	Positive Battery Filter
CVB- (note 1)	8	0.1 μ F – 100V	Negative Battery Filter
D1 (note 1)	8	BAT 49	Protective Shottky Diode

Note : 1. CVB+, CVB- and D1 can be shared with the others SLIC of the Line Card.

EXTERNAL COMPONENT LIST FOR THE CONTROL UNIT L3030

Pin PLCC44	Component		Involved Parameter or Function
	Ref.	Value	
4-3	CVSS	$0.1\mu\text{F} - 15\text{V}$	Negative Supply Voltage Filter (note 6)
5-3	CVDD	$0.1\mu\text{F} - 15\text{V}$	Positive Supply Voltage Filter (note 6)
7-8	RR	$10.....50\text{K}\Omega$	Capacitor Multiplier Gain
15-17	RDC	$2 \times (\text{RFS} - \text{RP1})$	($\text{RP1} = \text{RP2}$)
7-15	CAC1 (note 1)	$\frac{1}{6.28 \times 250 \times (\text{ZAC} + \text{RDC})}$	DC Feeding System and AC Impedance Adjustement
14-15	CAC2	CAC1	
8-9	ZAC	$\text{ZML} - (\text{RP1} + \text{RP2})$	
8-9	CCOMP	$1/(6.28 \times 150000 \times (\text{RPC}))$	
9-14	RPC	$\text{RP1} + \text{RP2}$	
2-3	RL	$24.9\text{K}\Omega \ 1\%$	Bias Resistance
36-3	ZB	$\text{K} \times \text{Zline} \text{ (note 2)}$	Line Imped. Balancing Network
36-41	ZA	$\text{K} \times \text{RPC} \text{ in Series with } \text{K} \times \text{ZAC} // (\text{CCOMP}/\text{K})$	SLIC Impedance Balancing Network (note 3)
32-3	CINT	(note 4)	Time Constant
31-4	D2	BAT48	Protective Shottky Diode (note 6)
15-16	Ccon	$0.15\mu\text{F}$ (note 5)	Interface Time Constant

Notes : 1. If the internal capacity multiplier stage is not used, pin 7 must be connected with pin 14 without mounting RR and CAC2. In this case $\text{CAC1} = 1/(6.28 \times 30 \times \text{RDC})$.

2. The structure of this network shall copy the line impedance, in case multiplied by a factor $\text{K} = 1....10$

3. K as fixed at note 2.


4. CINT can have the following values :

Fr. (Hz)	16/18	18/21	21/26	26/31	31/38	38/46	46/57	57/66
CINT (nF)	560	470	390	330	270	220	180	150

5. Ccon is necessary to work "without on/off hook detection-errors" during TTX-pulses

6. CVSS, CVDD, can be shared with the others SLIC of the Line Card

Figure 10 : Typical Application Schematic Diagram.



ELECTRICAL CHARACTERISTICS (continued)**DC OPERATION - NORMAL BATTERY**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{lo}	Output Voltage at L3000 Terminals I _{lim} = 70mA Data in 10000010	I _{line} = 0mA	31.5		34.5	V
		I _{line} = 20mA	24.5		28.3	V
		I _{line} = 50mA	2.5		17.5	V
I _{lim}	Current Programmed Through the Digital Inter.		- 10%	I _{lim}	+ 10%	mA
I _o	On-hook Detection Threshold				8	mA
I _f	Off-hook Detection Threshold		12			mA
I _{lgk}	Longitudinal Line Current with GK Detect		10	17	24	mA
I _o	On-hook Detection Threshold				8	mA
I _f	Off-hook Detection Threshold		12			mA
I _{lgk}	Longitudinal Line Current with GK Detect.		10	17	24	mA

DC OPERATION - BOOST BATTERY

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{lo}	Output Voltage at L3000 Terminals	I _{line} = 0mA	86		95.6	V
		I _{line} = 20mA	68.6		81	V

AC OPERATION

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Z _{tx}	Sending Output impedance 4 Wire Side				10	Ω
Z _{rx}	Receiving Input Impedance 4 Wire Side		100			kΩ
THD	Signal Distorsion at 2W and 4W Terminals				0.5	%
R _l	2W Return Loss	f = 300 to 500Hz	16.5			dB
		f = 500 to 3400Hz	20			dB
T _{hl}	Trans Hybrid Loss	f = 300 to 3400Hz	16			dB
		f = 500 to 3000Hz	24			dB
G _s	Sending Gain	V _{so} = 0dBm f = 1020Hz				
		Norm. Polarity	- 0.24	0	+ 0.24	dB
		Rev. Polarity	- 0.24	0	+ 0.24	dB
G _{sf}	Sending Gain Flatness vs. Frequency	f = 300 to 3400Hz Respect to 1020Hz	- 0.1		+ 0.1	dB
G _{sl}	Sending Gain Linearity	f _r = 1020Hz V _{soref} = - 10dBm V _{so} = + 4 /- 40dBm		0.1		dB
		V _{so} = - 40 /- 50dBm		0.1		dB

ELECTRICAL CHARACTERISTICS (continued)**AC OPERATION** (continued)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Gr	Receiving Gain	Vri = 0dBm f = 1020Hz				dB
		Norm. Polarity	- 0.23	0	+ 0.23	
		Rev. Polarity	- 0.23	0	+ 0.23	
Grf	Receiving Gain Flatness	f = 300 to 3400Hz Respect to 1020Hz	- 0.1		+ 0.1	dB
Grl	Receiving Gain Linearity	fr = 1020Hz Vreref = - 10dBm Vri = + 4 /- 40dBm		0.1		dB
		Vso = - 40 /- 50dBm		0.1		dB
Np4W	Psophometric Noise at 4W-Tx Terminals			- 75	- 70	dBmp
Np2W	Psophometric Noise at Line Terminals			- 75	- 70	dBmp
SVRR	Supply Voltage Rejection Ratio Relative to VB-	f = 1000Hz			- 40	dB
		f = 3400Hz			- 36	
SVRR	Relative to Vdd	f = 3400Hz		- 26	- 23	dB
SVRR	Relative to VSS	Vs = 100mVrms		- 32	- 30	dB
Ltc	Longitudinal to Transversal Conversion	f = 300 to 3400Hz Iline = 30mA ZML = 600Ω	49(*)	60		dB
Tlc	Transversal to Longitudinal Conversion		49(*)	60		dB

* Up to 52dB using selected L3000.

AC OPERATION BOOST BATTERY

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Gs	Sending Gain	Vso = 0dBm f = 1020Hz				dB
		Norm. Polarity	- .61	- .16	+ .29	
		Rev. Polarity	- .61	- .16	+ .29	
Gr	Receiving Gain	Vri = 0dBm f = 1020Hz				dB
		Norm. Polarity	- .27	+ .08	+ .43	
		Rev. Polarity	- .27	+ .08	+ .43	
Np4W	Psophometric Noise at 4W-Tx Terminals			- 73	- 68	dBmp
Np2W	Psophometric Noise at line Terminals			- 73	- 68	dBmp

ELECTRICAL CHARACTERISTICS (continued)

AC OPERATION

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
SVRR	Supply Voltage Rejection Ratio Relative to VB+	V = 100mVrms f = 3400Hz			- 30	dB
SVRR	Relative to Vdd	f = 3400Hz			- 23	dB
SVRR	Relative to Vss	Vs = 100mVrms			- 23	dB
Td	Propagation Time	Both Direction			40	µs
Tdd	Propag. Time Distortion				25	µs
Vtx	Line Voltage of Teletax Signal	Note 6	1.7		2.3	V
		Note 7	4.5		5.5	V
THD	Teletax Signal Harmonic Distortion	Ttx Filt = 0Ω @ 16Khz (note 8)			5	%
Zitt	Teletax Amplif. Input Impedance	Pin 33 of L3030	100			KΩ

RINGING PHASE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Vlr	Superimposed DC Voltage	Rloop > 100KΩ	20	24	30	V
		Rloop = 1KΩ	18	22	28	V
Vacr	Ringing Signal at Line Termin.	Rloop = 1KΩ + 1µF	57			Vrms
If	DC Off-hook Det. Threshold		1.5		3.5	mA
Ilim	Current Limit.		85		130	mA
Vrs	Ringing Symmetry				2	Vrms
THDr	Ringing Signal Distortion	Vac = 0.285Vrms fRING = 30Hz			5	

RINGING PHASE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Zir	Ringing Amplif. Input Impedance	Pin 41 of L3030	100			KΩ
Vrr	Residual of Ringing Signal at TX Output				600	mV
Trt	Ring Trip Detection Time	fring = 16Hz T = 1/fring	(1T)		125 (2T)	ms
Toh	Off-hook Status Delay after the Ringing Stop				125 (2T)	ms
Trs	Cut off of Ringing	Ring Trip not Confirmed			188 (3T)	ms

- Notes : 6 The configuration of data sent to device change, every 100mS, from - 1100X010 - to - 1000X010 -
7 The configuration of data sent to device change, every 100mS, from - 1101X010 - to - 1001X010 -
8 Error generated by ttx filt $\neq$ 0 ohm, on the output teletax amplitude is
 $err\% = 100 \times (1 + A) \times B/C$
where
A = 10 Kohm/RGTTX[Kohm]
B = TTXFILT[Kohm]
C = (TTXFILT[Kohm] + 1 Kohm)
for example 10 ohm means $err\% = 2\%$

ELECTRICAL CHARACTERISTICS (continued)


SUPPLY CURRENT

Symbol	Parameter		Min.	Typ.	Max.	Unit
IDD	Positive Supply Current NCS = 1	Stand-by		16.3	20.9	mA
		Conversation (NB/BB)		26.4	33	mA
		Ringing		18	23	mA
ISS	Negative Supply Current NCS = 1	Stand-by		9	12	mA
		Conversation (NB/BB)		18	23	mA
		Ringing		9	12	mA
I _{BAT-}	Negative Battery Supply Current Line Current = 0mA	Stand-by		2.9	4	mA
		Conversation NB		9.8	12	mA
		Conversation BB		13	16	mA
		Ringing		26	28.5	mA
I _{BAT+}	Positive Battery Supply Current Line Current = 0mA	Stand by		10	15	μA
		Conversation NB		10	15	μA
		Conversation BB		8	10	mA
		Ringing		16	18.5	mA

NB = Normal Battery

BB = Boosted Battery

Figure 12 : Sic Test Circuit Schematic.



APPENDIX

SLIC TEST CIRCUITS

Referring to the test circuit reported at the end of each SLIC data sheet here below you can find the proper configuration for each measurement.

In particular : A-B : Line terminals

C : TX sending output on 4W side

D : RX receiving input on 4W side

E : TTX teletaxe signal input

R_{GIN} : low level ringing signal input.

TEST CIRCUITS

Figure 1 : Symmetry to Ground.





Figure 2 : 2W Return Loss.



TEST CIRCUITS (continued)

Figure 3 : Trans-hybrid Loss.




Figure 4 : Sending Gain.





Figure 5 : Receiving Gain.



TEST CIRCUITS (continued)


Figure 6 : SVRR Relative to Battery Voltage V_B .

Figure 7 : Longitudinal to Transversal Conversion.





Figure 8 : Transversal to Longitudinal Conversion.



TEST CIRCUITS (continued)

Figure 9 : TTX Level at Line Terminals.




Figure 10 : Ringing Symmetry.

