

# 32-Channel High Voltage Sample and Hold Amplifier Array


## Features

- ❑ 32 independent high voltage amplifiers
- ❑ 300V operating voltage
- ❑ 295V output voltage
- ❑ 2.2V/ $\mu$ s typical output slew rate
- ❑ Adjustable output current source limit
- ❑ Adjustable output current sink limit
- ❑ Internal closed loop gain of 72V/V
- ❑ 12M $\Omega$  feedback impedance
- ❑ Layout ideal for die applications

## Application

- ❑ MEMS (microelectromechanical systems) driver
- ❑ Piezoelectric transducer driver
- ❑ Optical crosspoint switches (using MEMS technology)

## Block Diagram



## General Description

The Supertex HV257 is a 32-channel high voltage sample and hold amplifier array integrated circuit. It operates on a single high voltage supply, up to 300V, and two low voltage supplies,  $V_{DD}$  and  $V_{NN}$ .

All 32 sample and hold circuits share a common analog input,  $V_{sig}$ . The individual sample and hold circuits are selected by a 5 to 32 logic decoder. The sampled voltage on the holding capacitor is buffered by a low voltage amplifier and amplified by a high voltage amplifier with a closed loop gain of 72V/V. The internal closed loop gain is set for an input voltage range of 0V to 4.096V. The input voltage can be up to 5.0V, but the output will saturate. The maximum output voltage swing is 5V below the  $V_{PP}$  high voltage supply. The outputs can drive capacitive loads of up to 3000pF.

The maximum output source and sink current can be adjusted by using two external resistors. An external  $R_{SOURCE}$  resistor controls the maximum sourcing current and an external  $R_{SINK}$  resistor controls the maximum sinking current. The current limit is approximately 12.5V divided by the external resistor value. The setting is common for all 32 outputs. A low voltage silicon junction diode is made available to help monitor the die temperature.

## Ordering Information

Device	Maximum Output Voltage	Nominal Closed Loop Gain	Package Options	
			100 Lead MQFP	Die
HV257	295V	72V/V	HV257FG	HV257X

## Absolute Maximum Ratings\*

$V_{PP}$ , High voltage supply	310V
$A_{V_{DD}}$ , Analog low voltage positive supply	8.0V
$DV_{DD}$ , Digital low voltage positive supply	8.0V
$A_{V_{NN}}$ , Analog low voltage negative supply	-7.0V
$DV_{NN}$ , Digital low voltage negative supply	-7.0V
Logic input voltage	-0.5V to $DV_{DD}$
$V_{IN}$ , Analog input signal	0V to 6.0V
Storage temperature range	-65°C to 150°C
Maximum junction temperature	150°C

\*Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

## Electrical Characteristics (Over operating conditions unless otherwise noted.)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
--------	-----------	-----	-----	-----	-------	------------

### Operating Conditions

$V_{PP}$	High voltage positive supply	125		300	V	
$V_{DD}$	Low voltage positive supply	6.0		7.5	V	
$V_{NN}$	Low voltage negative supply	-4.5		-6.5	V	
$I_{PP}$	$V_{PP}$ supply current			0.8	mA	$V_{PP}=300V$ , All $HV_{OUT}=0V$ , No Load
$I_{DD}$	$V_{DD}$ supply current			4.3	mA	$V_{DD} = 6.0V$ to $7.5V$
$I_{NN}$	$V_{NN}$ supply current	-5.2			mA	$V_{NN} = -4.5V$ to $-6.5V$
$T_J$	Junction temperature range	-10		125	°C	

### High Voltage Amplifier

$HV_{OUT}$	$HV_{OUT}$ voltage swing	0		$V_{PP}-5$	V	
$V_{INOS}$	Input voltage range			$\pm 50$	mV	Input referred.
SR	$HV_{OUT}$ slew rate rise		2.2		V/ $\mu s$	No Load
	$HV_{OUT}$ slew rate fall		2.0		V/ $\mu s$	No Load
BW	$HV_{OUT}$ -3dB channel bandwidth		4.0		KHz	$V_{PP}=300V$
$A_O$	Open loop gain	70	100		dB	
$A_V$	Closed loop gain	68.4	72.0	75.6	V/V	
$R_{FB}$	Feedback resistance from $HV_{OUT}$ to ground	9.6	12		M $\Omega$	
$C_{LOAD}$	$HV_{OUT}$ capacitive load	0		3000	pF	
$I_{SOURCE}$	$HV_{OUT}$ sourcing current limiting range	385	550	715	$\mu A$	$R_{SOURCE} = 25K\Omega$
$I_{SINK}$	$HV_{OUT}$ sinking current limiting range	385	550	715	$\mu A$	$R_{SINK} = 25K\Omega$
$R_{SOURCE}$	External resistance range for setting current source limit	25		250	K $\Omega$	
$R_{SINK}$	External resistance range for setting current sink limit	25		250	K $\Omega$	
$CT_{DC}$	DC channel to channel crosstalk	-80			dB	
PSRR	Power supply rejection ratio for $V_{PP}$ , $V_{DD}$ , and $V_{NN}$	-40			dB	

## Sample and Hold

Symbol	Parameter	Min	Typ	Max	Units	Conditions
Vped	Pedestal Voltage			TBD	mV	
Rsw	Sample and Hold Switch resistance		5.0	TBD	K $\Omega$	
C <sub>H</sub>	Samp and Hold capacitor		10	TBD	pF	
Rdroop	Droop rate during hold time relative to input			TBD	V/s	
Vsig	Input voltage range	0		5.0	V	

## Logic Decoder


Symbol	Parameter	Min	Typ	Max	Units	Conditions
tsu	Set-up time-address to enable	75			ns	
th	Hold time-address to enable bar	75			ns	
Vih	Input logic high voltage	2.4		V <sub>DD</sub>	V	
Vil	Input logic low voltage	0		1.2	V	
Iih	Input logic high current			1.0	$\mu$ A	Vih = V <sub>DD</sub>
Iil	Input logic low current	-1.0			$\mu$ A	Vil = 0V

## Diode

Symbol	Parameter	Min	Typ	Max	Units	Conditions
PIV	Peak inverse voltage			5.0	V	cathode to anode
V <sub>F</sub>	Forward diode drop			0.8	V	If=2.0mA, anode to cathode
I <sub>F</sub>	Forward diode current			2.0	mA	anode to cathode
T <sub>C</sub>	V <sub>F</sub> temperature coefficient		TBD		mV/ $^{\circ}$ C	anode to cathode


## Power Up/Down Sequence

The device can be damaged due to improper power up / down sequence. To prevent damage, please follow the acceptable power up /down sequences and add two external diodes as shown in the diagram below. The first diode is a high voltage diode across V<sub>PP</sub> and V<sub>DD</sub> where the anode of the diode is connected to V<sub>DD</sub> and the cathode of the diode is connected to V<sub>pp</sub>. Any low current high voltage diode such as a 1N4004 will be adequate. The second diode is a schottky diode across V<sub>NN</sub> and PGND where the anode of the schottky diode is connected to V<sub>NN</sub> and the cathode is connected to PGND. Any low current schottky diode such as a 1N5817 will be adequate.



### Acceptable Power Up Sequences

- |                    |                    |                    |           |
|--------------------|--------------------|--------------------|-----------|
| 1) V <sub>PP</sub> | 2) V <sub>NN</sub> | 3) V <sub>DD</sub> | 4) Inputs |
| 1) V <sub>DD</sub> | 2) V <sub>NN</sub> | 3) V <sub>PP</sub> | 4) Inputs |



### Acceptable Power Down Sequences


- |           |                    |                    |                    |
|-----------|--------------------|--------------------|--------------------|
| 1) Inputs | 2) V <sub>PP</sub> | 3) V <sub>DD</sub> | 4) V <sub>NN</sub> |
| 1) Inputs | 2) V <sub>DD</sub> | 3) V <sub>NN</sub> | 4) V <sub>PP</sub> |

## Truth Table

A4	A3	A2	A1	A0	EN	Selected S/H
L	L	L	L	L	H	0
L	L	L	L	H	H	1
L	L	L	H	L	H	2
L	L	L	H	H	H	3
⋮			⋮			⋮
H	H	H	L	H	H	29
H	H	H	H	L	H	30
H	H	H	H	H	H	31
X	X	X	X	X	L	All Open

## Pin Description

$V_{PP}$	High voltage positive supply. There are two pads.
$B_{YP}-V_{PP}$	A low voltage 1.0 to 10nF decoupling capacitor across $V_{PP}$ and $B_{YP}-V_{PP}$ is required.
$AV_{DD}$	Analog low voltage positive supply. This should be at the same potential as $DV_{DD}$ . There are two pads.
$B_{YP}-AV_{DD}$	A low voltage 1.0 to 10nF decoupling capacitor across $AV_{DD}$ and $B_{YP}-AV_{DD}$ is required.
$AV_{NN}$	Analog low voltage negative supply. This should be the same potential as $DV_{NN}$ . There are two pads.
$B_{YP}-AV_{NN}$	A low voltage 1.0 to 10nF decoupling capacitor across $AV_{NN}$ and $B_{YP}-AV_{NN}$ is required.
$DV_{DD}$	Digital low voltage positive supply. This should be the same potential as $AV_{DD}$ . There are two pads.
$DV_{NN}$	Digital low voltage negative supply. This should be the same potential as $AV_{NN}$ . There are two pads.
DGND	Digital ground.
AGND	Analog ground. There are three pads. They need to be externally connected together.
A0 to A4	Decoder logic inputs. Addressed channel will close the sample and hold switch. Sample and hold switches for unaddressed channels are kept open.
EN	Active logic high input. Logic low will keep sample and hold switches open.
Vsig	Common input signal for all 32 sample and hold circuits.
$R_{SOURCE}$	External resistor from $R_{SOURCE}$ to $V_{NN}$ sets output current sourcing limit. Current limit is approximately 12.5V divided by $R_{SOURCE}$ resistor value.
$R_{SINK}$	External resistor from $R_{SINK}$ to $V_{NN}$ sets output current sinking limit. Current limit is approximately 12.5V divided by $R_{SINK}$ resistor value.
Anode	Anode side of a low voltage silicon diode that can be used to monitor die temperature.
Cathode	Cathode side of a low voltage silicon diode that can be used to monitor die temperature.
$HV_{OUT0}$ to $HV_{OUT31}$	Amplifier outputs.



Pin #	Function
1	HV <sub>OUT</sub> 31
2	HV <sub>OUT</sub> 30
3	HV <sub>OUT</sub> 29
4	HV <sub>OUT</sub> 28
5	HV <sub>OUT</sub> 27
6	HV <sub>OUT</sub> 26
7	HV <sub>OUT</sub> 25
8	HV <sub>OUT</sub> 24
9	HV <sub>OUT</sub> 23
10	HV <sub>OUT</sub> 22
11	HV <sub>OUT</sub> 21
12	HV <sub>OUT</sub> 20
13	HV <sub>OUT</sub> 19
14	HV <sub>OUT</sub> 18
15	HV <sub>OUT</sub> 17
16	HV <sub>OUT</sub> 16
17	HV <sub>OUT</sub> 15
18	HV <sub>OUT</sub> 14
19	HV <sub>OUT</sub> 13
20	HV <sub>OUT</sub> 12
21	HV <sub>OUT</sub> 11
22	HV <sub>OUT</sub> 10
23	HV <sub>OUT</sub> 9
24	HV <sub>OUT</sub> 8
25	HV <sub>OUT</sub> 7


Pin #	Function
26	HV <sub>OUT</sub> 6
27	HV <sub>OUT</sub> 5
28	HV <sub>OUT</sub> 4
29	HV <sub>OUT</sub> 3
30	HV <sub>OUT</sub> 2
31	HV <sub>OUT</sub> 1
32	HV <sub>OUT</sub> 0
33	V <sub>PP</sub>
34	NC
35	NC
36	Cathode
37	Anode
38	NC
39	AGnd
40	AV <sub>NN</sub>
41	NC
42	AV <sub>DD</sub>
43	AGnd
44	DV <sub>NN</sub>
45	DV <sub>DD</sub>
46	NC
47	NC
48	NC
49	NC
50	NC

Pin #	Function
51	NC
52	NC
53	NC
54	NC
55	NC
56	NC
57	NC
58	NC
59	NC
60	NC
61	NC
62	NC
63	NC
64	NC
65	NC
66	NC
67	NC
68	NC
69	NC
70	NC
71	NC
72	NC
73	NC
74	NC
75	NC

Pin #	Function
76	NC
77	NC
78	NC
79	NC
80	EN
81	A0
82	A1
83	A2
84	A3
85	A4
86	DGnd
87	DV <sub>DD</sub>
88	DV <sub>NN</sub>
89	AGnd
90	Vsig
91	AV <sub>DD</sub>
92	Byp-AV <sub>NN</sub>
93	Byp-AV <sub>DD</sub>
94	AV <sub>NN</sub>
95	NC
96	NC
97	R <sub>SINK</sub>
98	R <sub>SOURCE</sub>
99	Byp-V <sub>PP</sub>
100	V <sub>PP</sub>

NC=No Connect.

# Pad Configuration (Not Drawn to Scale)



# Pad Coordinates

Chip size: 17004 $\mu$ m x 5480 $\mu$ m  
Center of die is (0,0)

Pad Name	X ( $\mu$ m)	Y ( $\mu$ m)	Pad Name	X ( $\mu$ m)	Y ( $\mu$ m)
EN	6248.5	-2514.5	HV <sub>OUT</sub> 20	1595.0	2129.5
A0	6653.5	-2514.5	HV <sub>OUT</sub> 19	1148.0	2129.5
A1	7058.5	-2514.5	HV <sub>OUT</sub> 18	701.0	2129.5
A2	7463.5	-2514.5	HV <sub>OUT</sub> 17	254.0	2129.5
A3	7868.5	-2514.5	HV <sub>OUT</sub> 16	-193.0	2129.5
A4	8273.5	-2514.5	HV <sub>OUT</sub> 15	-640.0	2129.5
Dgnd	8320	-2150	HV <sub>OUT</sub> 14	-1087.0	2129.5
DV <sub>DD</sub>	8320	-1785.5	HV <sub>OUT</sub> 13	-1534.0	2129.5
DV <sub>NN</sub>	8320	-1485	HV <sub>OUT</sub> 12	-1981.0	2129.5
Agnd	8300	-1185.5	HV <sub>OUT</sub> 11	-2428.0	2129.5
Vsig	8300	-819.5	HV <sub>OUT</sub> 10	-2875.0	2129.5
AV <sub>DD</sub>	8300	-519.5	HV <sub>OUT</sub> 9	-3322.0	2129.5
Byp_AV <sub>NN</sub>	8300	-219.5	HV <sub>OUT</sub> 8	-3769.0	2129.5
Byp_AV <sub>DD</sub>	8300	295.5	HV <sub>OUT</sub> 7	-4216.0	2129.5
AV <sub>NN</sub>	8300	595.5	HV <sub>OUT</sub> 6	-4663.0	2129.5
R <sub>SINK</sub>	8340	2538	HV <sub>OUT</sub> 5	-5110.0	2129.5
R <sub>SOURCE</sub>	7860	2538	HV <sub>OUT</sub> 4	-5557.0	2129.5
Byp_AV <sub>PP</sub>	7313	2538	HV <sub>OUT</sub> 3	-6004.0	2129.5
V <sub>PP</sub>	7013	2538	HV <sub>OUT</sub> 2	-6451.0	2129.5
HV <sub>OUT</sub> 31	6512.0	2129.5	HV <sub>OUT</sub> 1	-6898.0	2129.5
HV <sub>OUT</sub> 30	6065.0	2129.5	HV <sub>OUT</sub> 0	-7345.5	2129.5
HV <sub>OUT</sub> 29	5618.0	2129.5	V <sub>PP</sub>	-7693.5	2536.5
HV <sub>OUT</sub> 28	5171.0	2129.5	Cathode	-8072.5	2488.5
HV <sub>OUT</sub> 27	4724.0	2129.5	Anode	-7803	2236.5
HV <sub>OUT</sub> 26	4277.0	2129.5	Agnd	-7825.5	725.5
HV <sub>OUT</sub> 25	3830.0	2129.5	AV <sub>NN</sub>	-7921.5	425.5
HV <sub>OUT</sub> 24	3383.0	2129.5	AV <sub>DD</sub>	-7837	-972.5
HV <sub>OUT</sub> 23	2936.0	2129.5	Agnd	-7817	-1390.5
HV <sub>OUT</sub> 22	2489.0	2129.5	DV <sub>NN</sub>	-7823	-1779
HV <sub>OUT</sub> 21	2042.0	2129.5	DV <sub>DD</sub>	-7823	-2080.5