

100V/2A Peak, Low Cost, High Frequency Half Bridge Driver

The HIP2101 is a high frequency, 100V Half Bridge N-Channel power MOSFET driver IC available in both 8 lead SOIC and 16 lead MLFP plastic packages. It is equivalent to the HIP2100 with the added advantage of full TTL/CMOS compatible logic input pins. The low-side and high-side gate drivers are independently controlled and matched to 13ns. This gives users total control over dead-time for specific power circuit topologies. Undervoltage protection on both the low-side and high-side supplies force the outputs low. An on-chip diode eliminates the discrete diode required with other driver ICs. A new level-shifter topology yields the low-power benefits of pulsed operation with the safety of DC operation. Unlike some competitors, the high-side output returns to its correct state after a momentary undervoltage of the high-side supply.

Features

- Drives N-Channel MOSFET Half Bridge
- Space Saving SO8 and Low R_{C-S} Micro Leadframe Packages.
- Bootstrap Supply Max Voltage to 114VDC
- On-Chip 1Ω Bootstrap Diode
- Fast Propagation Times Needed for Multi-MHz Circuits
- Drives 1000pF Load with Rise and Fall Times Typ. 10ns
- TTL Input Thresholds for Improved Noise Immunity
- Independent Inputs for Non-Half Bridge Topologies
- No Start-Up Problems
- Outputs Unaffected by Supply Glitches, HS Ringing Below Ground, or HS Slewing at High dv/dt
- Low Power Consumption
- Wide Supply Range
- Supply Undervoltage Protection
- 3Ω Output Resistance


Applications

- Telecom Half Bridge Power Supplies
- Avionics DC-DC Converters
- Two-Switch Forward Converters
- Active Clamp Forward Converters


Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
HIP2101IB	-40°C to 85°C	8 Ld SOIC (N)	M8.15
HIP2101IR	-40°C to 85°C	16 Ld MLFP	L16.5x5


HIP2101 (SOIC)
TOP VIEW



HIP2101 (MLFP)
TOP VIEW



Application Block Diagram



Functional Block Diagram





FIGURE 1. TWO-SWITCH FORWARD CONVERTER




FIGURE 2. FORWARD CONVERTER WITH AN ACTIVE CLAMP

HIP2101

Absolute Maximum Ratings

Supply Voltage, V_{DD} , V_{HB} - V_{HS} (Notes 1, 2)	-0.3V to 18V
LI and HI Voltages (Note 2)	-0.3V to 7.0V
Voltage on LO (Note 2)	-0.3V to $V_{DD} + 0.3V$
Voltage on HO (Note 2)	$V_{HS} - 0.3V$ to $V_{HB} + 0.3V$
Voltage on HS (Continuous) (Note 2)	-1V to 110V
Voltage on HB (Note 2)	+118V
Average Current in V_{DD} to HB diode	100mA
ESD Classification	Class 1 (1kV)

Thermal Information

Thermal Resistance (Typical)	θ_{JA} ($^{\circ}C/W$)
SOIC (Note 3)	160
MLFP on Thermal Conductive Copper (Note 4)	35
Max Power Dissipation at 25 $^{\circ}C$ in Free Air (SOIC, Note 3)	780mW
Max Power Dissipation at 25 $^{\circ}C$ in Free Air (MLFP, Note 4)	3.5W
Storage Temperature Range	-65 $^{\circ}C$ to 150 $^{\circ}C$
Junction Temperature Range	-55 $^{\circ}C$ to 150 $^{\circ}C$
Lead Temperature (Soldering 10s - Lead Tips Only)	300 $^{\circ}C$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the recommended operating conditions of this specification is not implied.

NOTES:

- The HIP2101 is capable of derated operation at supply voltages exceeding 14V. Figure 16 shows the high-side voltage derating curve for this mode of operation.
- All Voltages Referenced to Pin 7, V_{SS} Unless Otherwise Specified.
- θ_{JA} is measured with the component mounted on a low thermal conductivity test board in free air. See Tech Brief TB379 for details.
- θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.

Maximum Recommended Operating Conditions

Supply Voltage, V_{DD}	+9V to 14.0VDC
Voltage on HS	-1V to 100V

Voltage on HS	(Repetitive Transient) -5V to 105V
Voltage on HB $V_{HS} + 8V$ to $V_{HS} + 14.0V$ and $V_{DD} - 1V$ to $V_{DD} + 100V$	
HS Slew Rate	<50V/ns

Electrical Specifications $V_{DD} = V_{HB} = 12V$, $V_{SS} = V_{HS} = 0V$, No Load on LO or HO, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	$T_J = 25^{\circ}C$			$T_J = -40^{\circ}C$ TO $125^{\circ}C$		UNITS
			MIN	TYP	MAX	MIN	MAX	
SUPPLY CURRENTS								
V_{DD} Quiescent Current	I_{DD}	LI = HI = 0V	-	0.3	0.45	-	0.6	mA
V_{DD} Operating Current	I_{DDO}	f = 500kHz	-	1.7	3.0	-	3.4	mA
Total HB Quiescent Current	I_{HB}	LI = HI = 0V	-	0.1	0.15	-	0.2	mA
Total HB Operating Current	I_{HBO}	f = 500kHz	-	1.5	2.5	-	3	mA
HB to V_{SS} Current, Quiescent	I_{HBS}	$V_{HS} = V_{HB} = 114V$	-	0.05	1.5	-	10	μA
HB to V_{SS} Current, Operating	I_{HBSO}	f = 500kHz	-	0.7	-	-	-	mA
INPUT PINS								
Low Level Input Voltage Threshold	V_{IL}		0.8	1.65	-	0.8	-	V
High Level Input Voltage Threshold	V_{IH}		-	1.65	2.2	-	2.2	V
Input Pulldown Resistance	R_I		-	200	-	100	500	k Ω
UNDER VOLTAGE PROTECTION								
V_{DD} Rising Threshold	V_{DDR}		7	7.3	7.8	6.5	8	V
V_{DD} Threshold Hysteresis	V_{DDH}		-	0.5	-	-	-	V
HB Rising Threshold	V_{HBR}		6.5	6.9	7.5	6	8	V
HB Threshold Hysteresis	V_{HBH}		-	0.4	-	-	-	V
BOOT STRAP DIODE								
Low-Current Forward Voltage	V_{DL}	$I_{VDD-HB} = 100\mu A$	-	0.45	0.70	-	0.7	V
High-Current Forward Voltage	V_{DH}	$I_{VDD-HB} = 100mA$	-	0.7	0.92	-	1	V
Dynamic Resistance	R_D	$I_{VDD-HB} = 100mA$	-	0.8	1	-	1.5	Ω

HIP2101

Electrical Specifications $V_{DD} = V_{HB} = 12V$, $V_{SS} = V_{HS} = 0V$, No Load on LO or HO, Unless Otherwise Specified (Continued)

PARAMETERS	SYMBOL	TEST CONDITIONS	$T_J = 25^{\circ}C$			$T_J = -40^{\circ}C$ TO $125^{\circ}C$		UNITS
			MIN	TYP	MAX	MIN	MAX	
LO GATE DRIVER								
Low Level Output Voltage	V_{OLL}	$I_{LO} = 100mA$	-	0.25	0.3	-	0.4	V
High Level Output Voltage	V_{OHL}	$I_{LO} = -100mA$, $V_{OHL} = V_{DD} - V_{LO}$	-	0.25	0.3	-	0.4	V
Peak Pullup Current	I_{OHL}	$V_{LO} = 0V$	-	2	-	-	-	A
Peak Pulldown Current	I_{OLL}	$V_{LO} = 12V$	-	2	-	-	-	A
HO GATE DRIVER								
Low Level Output Voltage	V_{OLH}	$I_{HO} = 100mA$	-	0.25	0.3	-	0.4	V
High Level Output Voltage	V_{OHH}	$I_{HO} = -100mA$, $V_{OHH} = V_{HB} - V_{HO}$	-	0.25	0.3	-	0.4	V
Peak Pullup Current	I_{OHH}	$V_{HO} = 0V$	-	2	-	-	-	A
Peak Pulldown Current	I_{OLH}	$V_{HO} = 12V$	-	2	-	-	-	A

Switching Specifications $V_{DD} = V_{HB} = 12V$, $V_{SS} = V_{HS} = 0V$, No Load on LO or HO, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS	$T_J = 25^{\circ}C$			$T_J = -40^{\circ}C$ TO $125^{\circ}C$		UNITS
			MIN	TYP	MAX	MIN	MAX	
Lower Turn-Off Propagation Delay (LI Falling to LO Falling)	t_{LPHL}		-	25	43	-	56	ns
Upper Turn-Off Propagation Delay (HI Falling to HO Falling)	t_{HPHL}		-	25	43	-	56	ns
Lower Turn-On Propagation Delay (LI Rising to LO Rising)	t_{LPLH}		-	25	43	-	56	ns
Upper Turn-On Propagation Delay (HI Rising to HO Rising)	t_{HPLH}		-	25	43	-	56	ns
Delay Matching: Lower Turn-On and Upper Turn-Off	t_{MON}		-	2	13	-	16	ns
Delay Matching: Lower Turn-Off and Upper Turn-On	t_{MOFF}		-	2	13	-	16	ns
Either Output Rise/Fall Time	t_{RC}, t_{FC}	$C_L = 1000pF$	-	10	-	-	-	ns
Either Output Rise/Fall Time (3V to 9V)	t_{R}, t_{F}	$C_L = 0.1\mu F$	-	0.5	0.6	-	0.8	us
Either Output Rise Time Driving DMOS	t_{RD}	$C_L = IRFR120$	-	20	-	-	-	ns
Either Output Fall Time Driving DMOS	t_{FD}	$C_L = IRFR120$	-	10	-	-	-	ns
Minimum Input Pulse Width that Changes the Output	t_{PW}		-	-	-	-	50	ns
Bootstrap Diode Turn-On or Turn-Off Time	t_{BS}		-	10	-	-	-	ns

Pin Descriptions

PIN NUMBER	SYMBOL	DESCRIPTION
1	V_{DD}	Positive Supply to lower gate drivers. De-couple this pin to V_{SS} (Pin 7). Bootstrap diode connected to HB (pin 2).
2	HB	High-Side Bootstrap supply. External bootstrap capacitor is required. Connect positive side of bootstrap capacitor to this pin. Bootstrap diode is on-chip.
3	HO	High-Side Output. Connect to gate of High-Side power MOSFET.
4	HS	High-Side Source connection. Connect to source of High-Side power MOSFET. Connect negative side of bootstrap capacitor to this pin.
5	HI	High-Side input.
6	LI	Low-Side input.
7	V_{SS}	Chip negative supply, generally will be ground.
8	LO	Low-Side Output. Connect to gate of Low-Side power MOSFET.

Timing Diagrams




FIGURE 3.




FIGURE 4.

Typical Performance Curves




FIGURE 5A.




FIGURE 5B.

FIGURE 5. OPERATING CURRENT vs FREQUENCY




FIGURE 6. HB TO VSS OPERATING CURRENT vs FREQUENCY




FIGURE 7. HIGH LEVEL OUTPUT VOLTAGE vs TEMPERATURE

Typical Performance Curves (Continued)




FIGURE 8. LOW LEVEL OUTPUT VOLTAGE vs TEMPERATURE




FIGURE 9. UNDERVOLTAGE LOCKOUT THRESHOLD vs TEMPERATURE




FIGURE 10. UNDERVOLTAGE LOCKOUT HYSTERESIS vs TEMPERATURE




FIGURE 11. PROPAGATION DELAYS vs TEMPERATURE




FIGURE 12. PEAK PULLUP CURRENT vs OUTPUT VOLTAGE




FIGURE 13. PEAK PULLDOWN CURRENT vs OUTPUT VOLTAGE

Typical Performance Curves (Continued)




FIGURE 14. BOOTSTRAP DIODE I-V CHARACTERISTICS




FIGURE 15. QUIESCENT CURRENT vs VOLTAGE





FIGURE 16. VHS VOLTAGE vs V_{DD} VOLTAGE

Micro Lead Frame Plastic Package (MLFP)



L16.5x5

16 LEAD MICRO LEAD FRAME PLASTIC PACKAGE (COMPLIANT TO JEDEC MO-220-VHBB ISSUE C)


SYMBOL	MILLIMETERS			NOTES
	MIN	NOMINAL	MAX	
A	-	-	0.90	-
A1	-	-	0.05	-
A2	-	-	0.70	-
A3	0.20 REF			-
b	0.28	0.33	0.40	5,8
D	5.00 BSC			-
D1	4.75 BSC			-
D2	2.55	2.70	2.85	7,8
E	5.00 BSC			-
E1	4.75 BSC			-
E2	2.55	2.70	2.85	7,8
e	0.80 BSC			-
k	0.25	-	-	-
L	0.50	0.60	0.75	8
N	16			2
Nd	4			3
Ne	4			3
P	-	-	0.60	-
θ	-	-	12	-

Rev. 1 6/01

NOTES:

1. Dimensioning and tolerancing per ASME Y14.5-1994.
2. N is the number of terminals.
3. Nd is the number of terminals in the X direction, and Ne is the number of terminals in the Y direction.
4. Controlling dimension: Millimeters. Converted dimensions to inches are not necessarily exact. Angles are in degrees.
5. Dimension b applies to the plated terminal and is measured between 0.20mm and 0.25mm from the terminal tip.
6. The Pin #1 identifier exists on the top surface as an indentation mark in the molded body.
7. Dimensions D2 and E2 are the maximum exposed pad dimensions for improved grounding and thermal performance.
8. Nominal dimensions provided to assist with PCB Land Pattern Design efforts, see Technical Brief TB389.

Small Outline Plastic Packages (SOIC)



**M8.15 (JEDEC MS-012-AA ISSUE C)
8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
B	0.013	0.020	0.33	0.51	9
C	0.0075	0.0098	0.19	0.25	-
D	0.1890	0.1968	4.80	5.00	3
E	0.1497	0.1574	3.80	4.00	4
e	0.050 BSC		1.27 BSC		-
H	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	8		8		7
α	0°	8°	0°	8°	-

Rev. 0 12/93

NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. "L" is the length of terminal for soldering to a substrate.
7. "N" is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

All Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at website www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com