National Semiconductor

# DS16F95, DS36F95 EIA-485/EIA-422A Differential Bus Transceiver

# **General Description**


The DS16F95/DS36F95 Differential Bus Transceiver is a monolithic integrated circuit designed for bidirectional data communication on balanced multipoint bus transmission lines. The transceiver meets both EIA-485 and EIA-422A standards.

The DS16F95/DS36F95 offers improved performance due to the use of L-FAST bipolar technology. The L-FAST technology allows for higher speeds and lower currents by minimizing gate delay times. Thus, the DS16F95 and DS36F95 consume less power, and feature an extended temperature range as well as improved specifications.

The DS16F95/DS36F95 combines a TRI-STATE® differential line driver and a differential input line receiver, both of which operate from a single 5.0V power supply. The driver and receiver have an active Enable that can be externally connected to function as a direction control. The driver differential outputs and the receiver differential inputs are internally connected to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or when  $V_{CC} = 0V$ . These ports feature wide positive and negative common mode voltage ranges, making the device suitable for multipoint applications in noisy environments.

The driver is designed to accommodate loads of up to 60 mA of sink or source current and features positive and negative current limiting in addition to thermal shutdown for protection from line fault conditions.

Logic Diagram



The DS16F95/DS36F95 can be used in transmission line applications employing the DS96F172 and the DS96F174 quad differential line drivers and the DS96F173 and DS96F175 quad differential line receivers.

### Features

- Meets EIA-485 and EIA-422A
- Meets SCSI-1 (5 MHZ) specifications
- Designed for multipoint transmission
- Wide positive and negative input/output bus voltage ranges
- Thermal shutdown protection
- Driver positive and negative current-limiting
- High impedance receiver input
- Receiver input hysteresis of 50 mV typical
- Operates from single 5.0V supply
- Reduced power consumption
- Pin compatible with DS3695 and SN75176A
- Military temperature range available
- Qualified for MIL-STD 883C
- Standard Military Drawings (SMD) available
- Available in DIP (J), LCC (E), and Flatpak (W) packages

# **Function Tables**

	Driver						
Driver Input	Enable	Out	puts				
DI	DE	A	B				
н	н	н	L				
L	н	L	н				
x	L	Z	Z				

Rece	iver

Differential Inputs	Enable	Output
A-B	RE	RO
$V_{ID} \ge 0.2V$	L	н
$V_{ID} \le -0.2V$	L	L
x	н	z

H = High Level

L = Low Level X = Immaterial

Z = High Impedance (Off)

# COMMERCIAL

# Absolute Maximum Ratings (Note 1) Specifications for the 883 version of this product are

 Isted separately on the following pages.

 Storage Temperature Range
 -65°C to + 175°C

 Lead Temperature (Soldering, 60 sec.)
 300°C

 Maximum Package Power Dissipation\* at 25°C
 'J' Package

 'J' Package
 1300 mW

 Supply Voltage
 7.0V

 Input Voltage (Bus Terminal)
 + 15V/ - 10V

 Enable Input Voltage
 5.5V

\*Derate 'J' package 8.7 mW/°C above 25°C.

# Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> ) DS36F95 DS16F95	4.75 4.50	5.0 5.0	5.25 5.50	v v
Voltage at Any Bus Terminal (Separately or Common Mode)				.,
(VI or V <sub>CM</sub> )	-7.0		+12	v
Differential Input Voltage (V <sub>ID</sub> )			±12	V
Output Current HIGH (I <sub>OH</sub> ) Driver			-60	mA
Receiver			-400	μA
Output Current LOW (I <sub>OL</sub> )				
Driver			60	mA
Receiver			16	mA
Operating Temperature (T <sub>A</sub> )				
DS36F95	0		+ 70	°C
DS16F95	- 55	+ 25	+ 125	°C

# **Driver Electrical Characteristics**

Over recommended supply voltage and operating temperature ranges, unless otherwise specified (Notes 2 & 3)

Symbol	mbol Parameter Conditions		ditions	Min	Тур	Max	Units
VIH	Input Voltage HIGH			2.0			V
VIL	Input Voltage LOW					0.8	v
VOH	Output Voltage HIGH	I <sub>OH</sub> = -55 mA	0°C to + 70°C	3.0			V
VOL	Output Voltage LOW	I <sub>OL</sub> = 55 mA	0°C to + 70°C			2.0	V
VIC	Input Clamp Voltage	$l_{\rm I} = -18  {\rm mA}$				- 1.3	v
VOD1	Differential Output Voltage	I <sub>O</sub> = 0 mA				6.0	V
VOD2	Differential Output Voltage	$R_L = 100\Omega$ , Figure 1		2.0	2.25		v
		$R_L = 54\Omega$ , Figure 1		1.5	2.0		
	Change in Magnitude of	$R_L = 54\Omega \text{ or } 100\Omega,$	-40°C to +125°C			±0.2	
	Differential Output Voltage (Note 4)	Figure 1	- 55°C to + 125°C			±0.4	v
Voc	Common Mode Output Voltage (Note 5)					3.0	v
∆ V <sub>OC</sub>	Change in Magnitude of Common Mode Output Voltage (Note 4)					±0.2	v
l <sub>o</sub>	Output Current (Note 8)	Output Disabled	$V_0 = +12V$			1.0	mA
	(Includes Receiver II)		$V_0 = -7.0V$			-0.8	"``
Чн	Input Current HIGH	$V_{I} = 2.4V$				20	μΑ
hL	Input Current LOW	$V_{\rm I} = 0.4 V$				- 50	μΑ
los	Short Circuit Output	$V_{O} = -7.0V$				- 250	
	Current (Note 9)	$V_{O} = 0V$				- 150	]A
		$V_{O} = V_{CC}$				150	
		$V_0 = +12V$				250	
ICC	Supply Current (Total Package)	No Load, All Inputs Open	DE = 2V, RE = 0.8V Outputs Enabled			28	mA
Iccx			$DE = 0.8V, \overline{RE} = 2V$ Outputs Disabled			25	

DS16F95/DS36F95

# COMMERCIAL

Symbol	Parameter	Conditions	: Mìn	Тур	Max	Units
t <sub>DD</sub>	Differential Output Delay Time	$R_L = 60\Omega$ , Figure 3	8.0	15	20	ns
t <sub>TD</sub>	Differential Output Transition Time		8.0	15	22	ns
t <sub>PLH</sub>	Propagation Delay Time, Low-to-High Level Output	$R_L = 27\Omega$ , Figure 4	6.0	12	16	ns
t <sub>PHL</sub>	Propagation Delay Time, High-to-Low Level Output		6.0	12	16	ns
t <sub>ZH</sub>	Output Enable Time to High Level	$R_L = 110\Omega$ , Figure 5		25	32	ns
t <sub>ZL</sub>	Output Enable Time to Low Level	$R_L = 110\Omega$ , Figure 6		25	32	ns
t <sub>HZ</sub>	Output Disable Time from High Level	R <sub>L</sub> = 110Ω, <i>Figure 5</i>		20	25	ns
tLZ	Output Disable Time from Low Level	$R_L = 110\Omega, Figure 6$		20	25	ns
tLZL	Output Disable Time from Low Level with Load Resistor to GND	Load per <i>Figure 5</i> Timing per <i>Figure 6</i>	0	300		ns
tSKEW	Skew (Pulse Width Distortion)	$R_{L} = 60\Omega, Figure 3$		1.0	4.0	ns

Receiver Electrical Characteristics Over recommended supply voltage and operating temperature ranges, unless otherwise specified

Symbol	abol Parameter Conditions		Parameter Conditions		Conditions				Conditions		Parameter Conditions M		Parameter Conditions Min	Min	Тур	Max	Unite
V <sub>TH</sub>	Differential Input High Threshold Voltage	$V_0 = 2.7V, I_0 = -0.4 \text{ mA}$				0.2	v										
V <sub>TL</sub>	Differential Input Low Threshold Voltage (Note 6)	$V_{\rm O} = 0.5 V, I_{\rm O} = 8.0$	D mA	-0.2	м. т. м.		>										
$V_{T+} - V_{T-}$	Hysteresis (Note 7)	$V_{CM} = 0V$	· · · · · · · · · · · · · · · · · · ·	35	50		mV										
V <sub>IH</sub>	Enable Input Voltage HIGH			2.0			v										
VIL	Enable Input Voltage LOW		0	127	Ŧ	0.8	v										
V <sub>IC</sub>	Enable Input Clamp Voltage	$l_{\rm I} = -18  {\rm mA}$	9		2	-1.3	v										
V <sub>OH</sub>	Output Voltage HIGH	$V_{ID} = 200 \text{ mV},$ $I_{OH} = -400 \mu \text{A},$	0°C to + 70°C	2.8			v										
		Figure 2	-55°C to +125°C	2.5	14 A.		·										
V <sub>OL</sub>	Output Voltage LOW	$V_{ID} = -200 \text{ mV},$	I <sub>OL</sub> = 8.0 mA		- + - O	0.45	v										
		Figure 2 I <sub>OL</sub> = 16 mA				0.50	ľ										
loz	High Impedance State Output	$V_{\rm O} = 0.4 V \text{ to } 2.4 V$				±20	μΑ										
4	Line Input Current (Note 8)	Other Input = 0V	$V_{I} = +12V$		15	1.0	mA										
			$V_{I} = -7.0V$			0.8											
ін	Enable Input Current HIGH	V <sub>IH</sub> = 2.7V				20	μA										
կլ	Enable Input Current LOW	$V_{IL} = 0.4V$	1	200	00	-50	μA										
RI	Input Resistance	3		14	18	22	kΩ										
los	Short Circuit Output Current	(Note 9)		-15		-85	mA										
lcc	Sup <b>p</b> ly Current (Total Package)	No Load, All Inputs Open	DE = 2V, RE = 0.8V Outputs Enabled			28	mA										
ICCX			DE = 0.8V, RE = 2V Outputs Disabled			25											

# COMMERCIAL

# **Receiver Switching Characteristics** $V_{CC} = 5.0V$ , $T_A = 25^{\circ}C$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
<sup>t</sup> PLH	Propagation Delay Time, Low-to-High Level Output	$V_{ID} = 0V \text{ to } + 3.0V$ $C_L = 15 \text{ pF}, Figure 7$	14	19	24	ns
<sup>t</sup> PHL	Propagation Delay Time, High-to-Low Level Output		14	19	24	ns
t <sub>ZH</sub>	Output Enable Time to High Level	С <sub>L</sub> = 15 рF, <i>Figure 8</i>		10	16	ns
t <sub>ZL</sub>	Output Enable Time to Low Level			12	18	ns
tнz	Output Disable Time from High Level	C <sub>L</sub> = 5.0 pF, <i>Figure 8</i>		12	20	ns
tLZ	Output Disable Time from Low Level			12	18	ns
tPLH-tPHL	Pulse Width Distortion (SKEW)	Figure 7		1.0	4.0	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DS16F95 and across the 0°C to  $+70^{\circ}$ C range for the DS36F95. All typicals are given for V<sub>CC</sub> = 5V and T<sub>A</sub> = 25^{\circ}C.

Note 3: All currents into the device pins are positive; all currents out of the device pins are negative. All voltages are referenced to ground unless otherwise specified.

Note 4:  $\Delta |V_{OD}|$  and  $\Delta |V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from a high level to a low level. Note 5: In TIA/EIA-422A and TIA/EIA-485 Standards,  $V_{OC}$ , which is the average of the two output voltages with respect to ground, is called output offset voltage,  $V_{OS}$ .

Note 6: The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.

Note 7: Hysteresis is the difference between the positive-going input threshold voltage, VT+, and the negative-going input threshold voltage, VT-.

Note 8: Refer to TIA/EIA-485 Standard for exact conditions.

Note 9: Only one output at a time should be shorted.

## Order Number: DS16F95J, NS Package Number J08A DS36F95J, NS Package Number J08A

# Absolute Maximum Ratings (Note 1)

The 883 specifications are written to reflect the Rel Electrical Test Specifications (RETS) established by National Semiconductor for this product. For a copy of the RETS please contact your local National Semiconductor sales office or distributor.

Storage Temperature Range	-65°C to +175°C
Lead Temperature (Soldering, 60 sec.)	300°C
Maximum Power Dissipation* at 25°C	
Ceramic 'E' Package	1800 mW
Ceramic 'J' Package	1300 mW
Ceramic 'W' Package	TBD
Supply Voltage	7.0V
Input Voltage (Bus Terminal)	+15V/-10V
Enable Input Voltage	5.5V
*Above T <sub>A</sub> = 25°C, derate E package, J package 12.5 mW/°C.	8.7 mW/°C, W package

# Recommended Operating Conditions

<i>r</i> =	Min	Max	Units
Supply Voltage (V <sub>CC</sub> ) DS16F95	4.50	5.50	v
Voltage at Any Bus Terminal (Separately or Common Mode)			
(V <sub>I</sub> or V <sub>CM</sub> )	-7.0	+ 12	V
Differential Input Voltage (V <sub>ID</sub> )		±12	v
Output Current HIGH (IOH)			
Driver		-60	mA
Receiver		-400	μΑ
Output Current LOW (IOL)			
Driver		60	mA
Receiver		16	mA
Operating Temperature (T <sub>A</sub> )			
DS16F95	-55	+ 125	•C

# **Driver Electrical Characteristics**

Over recommended supply voltage and operating temperature ranges, unless otherwise specified (Notes 2 & 3)

Symbol	Parameter	Conditions		Min	Max	Unita
V <sub>IH</sub>	Input Voltage HIGH	$V_{CC} = 5.5V$				N,
VIL	Input Voltage LOW	$V_{CC} = 5.5V$			0.8	v
VOH	Output Voltage HIGH	$I_{OH} = -20 \text{ mA}, V_{CC} = 4.5 \text{V}$		3.0		v
VOL	Output Voltage LOW	$I_{OL} = +20 \text{ mA}, V_{CC} = 4.5 \text{V}$			2.0	v
VIC	Input Clamp Voltage	$I_{\rm I} = -18  {\rm mA}$			- 1.3	v
VOD1	Differential Output Voltage	$I_0 = 0$ mA, $V_{IN} = 0.8V$ or 2V, $V_{CC} = 5.5V$			6.0	v
V <sub>OD2</sub>	Differential Output Voltage	$R_{L} = 100\Omega, V_{CC} = 4.5V, Figure 1$		2.0		v
		$R_L = 54\Omega$ , $V_{CC} = 4.5V$ , Figure 1				·
∆ V <sub>OD</sub>	Change in Magnitude of Differential Output Voltage (Note 4)	$R_L = 54\Omega \text{ or } 100\Omega, Figure 1, V_{CC} = 4.5V$			±0.2	v
V <sub>OD3</sub>	Differential Output Voltage	$V_{CM} = -7V \text{ to } + 12V$				v
V <sub>OC</sub>	Common Mode Output Voltage (Note 5)	$R_L = 54\Omega \text{ or } 100\Omega$			3.0	v
∆ V <sub>OC</sub>	Change in Magnitude of Common Mode Output Voltage (Note 4)	$V_{CC} = 4.5V, R_L = 54\Omega \text{ or } 100\Omega$			±0.2	v
lo	Output Current (Note 8)	Output Disabled	$V_0 = +12V$		1.0	mA
	(Includes Receiver I <sub>I</sub> )	$V_{CC} = 0V \text{ or } 5.5V$	$V_0 = -7.0V$		-0.8	
ųн	Input Current HIGH	$V_1 = 2.4V$		-	20	μA
ί <sub>ΙL</sub>	Input Current LOW	$V_{I} = 0.4V$			- 50	μΑ
los	Short Circuit Output	$V_0 = -7.0V, V_{IN} = 0V \text{ or } 3V$			-250	
	Current (Note 9)	$V_0 = 0V, V_{IN} = 0V \text{ or } 3V$			- 150	mA
		$V_0 = V_{CC}, V_{IN} = 0V \text{ or } 3V$			150	
		$V_0 = +12V, V_{IN} = 0V \text{ or } 3V$			250	
lcc	Supply Current	No Load, DE = 2V, RE = 0.8V, Inputs Ope	n		28	mA
ICCX	(Total Package)	No Load, DE = 0.8V, RE = 2V, Inputs Ope	n		25	

# MIL-STD 883C

# Driver Switching Characteristics $v_{CC} = 5.0V$

Symbol	Parameter	Conditions	Min	Тур	T <sub>A</sub> = 25°C Max	T <sub>A</sub> = 125°C Max	T <sub>A</sub> = −55°C Max	Units
t <sub>DD</sub>	Differential Output Delay Time	$R_L = 60\Omega$ , Figure 3	8.0	15	25	30	30	ns
t <sub>TD</sub>	Differential Output Transition Time		8.0	15	25	30	30	ns
<sup>t</sup> PLH	Propagation Delay Time, Low-to-High Level Output	$R_L = 27\Omega$ , Figure 4	6.0	12	18	25	25	ns
tPHL	Propagation Delay Time, High-to-Low Level Output		6.0	12	18	25	25	ns
tzH	Output Enable Time to High Level	$R_L = 110\Omega$ , Figure 5		25	35	45	45	ns
tzL	Output Enable Time to Low Level	$R_L = 110\Omega$ , Figure 6		25	40	50	50	ns
t <sub>HZ</sub>	Output Disable Time from High Level	$R_L = 110\Omega$ , Figure 5		20	30	40	40	ns
t <sub>LZ</sub>	Output Disable Time from Low Level	$R_L = 110\Omega$ , Figure 6		20	30	40	40	ns
tLZL	Output Disable Time from Low Level with Load Resistor to GND	Load per <i>Figure 5</i> Timing per <i>Figure 6</i>		300				ns
tSKEW	Skew (Pulse Width Distortion)	$R_L = 60\Omega$ , Figure 3		1.0	6	12	12	ns

# **Receiver Electrical Characteristics**

Over recommended supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Conditions			Max	Units
V <sub>TH</sub>	Differential Input High Threshold Voltage	$V_{O} = 2.5V, I_{O} = -0.4 \text{ mA}, V_{CM} = -7V, 0V, +12V$ $V_{CC} = 4.5V, 5.5V$			0.2	v
V <sub>TL</sub>	Differential Input Low Threshold Voltage (Note 6)	$V_{O} = 0.5V, I_{O} = 8.0 \text{ mA}, V_{CM} = -7V, 0V, +12V, V_{CC} = 4.5V, 5.5V$				v
$V_{T+} - V_{T-}$	Hysteresis (Note 7)	$V_{CM} = 0V, V_{CC} = 4.5V, 5.5V$				mV
VIH	Enable Input Voltage HIGH		2.0		V	
VIL	Enable Input Voltage LOW				0.8	v
VIC	Enable Input Clamp Voltage	$I_{\rm l} = -18  {\rm mA}, V_{\rm CC} = 5.5 {\rm V}$			- 1.3	V
V <sub>OH</sub>	Output Voltage HIGH	$V_{ID} = 200 \text{ mV},$ $I_{OH} = -400 \mu \text{A},$ <i>Figure 2</i> , $V_{CC} = 4.5 \text{V}$	-55°C to +125°C	2.5		v
VOL	Output Voltage LOW	$V_{\rm ID} = -200  \rm mV,$	I <sub>OL</sub> = 8.0 mA	0.45		v
		<i>Figure 2</i> , V <sub>CC</sub> = 4.5V	i <sub>OL</sub> = 16 mA		0.50	
loz	High Impedance State Output	$V_{\rm O} = 0.4 V, 2.4 V$			±20	μA
lı	Line Input Current (Note 8)	$\begin{array}{l} \text{Other Input} = 0 \text{V} \\ \text{V}_{\text{CC}} = 5.5 \text{V or} \\ \text{V}_{\text{CC}} = 0 \text{V} \end{array}$	$V_{l} = +12V$		1.0	
			$V_1 = -7.0V$	-0.8		mA
Ιн	Enable Input Current HIGH	V <sub>IH</sub> = 2.7V		20	μA	
۱ <sub>IL</sub>	Enable Input Current LOW	$V_{IL} = 0.4V$		-50	μΑ	
RI	Input Resistance					kΩ
los	Short Circuit Output Current	V <sub>IN</sub> = 1V, V <sub>OUT</sub> = 0.0V (Note 9)			-85	mA
Icc	Supply Current (Total Package)	No Load, DE = 2V, RE =		28	mA	
ICCX	]	No Load, DE = 0.8V, RE = 2.0V, Inputs Open			25	

# DS16F95/DS36F95


# MIL-STD 883C

# **Receiver Switching Characteristics** v<sub>CC</sub> = 5.0V


Symbol	Parameter	Conditions	Min	Тур	T <sub>A</sub> = 25°C Max	T <sub>A</sub> = 125°C Max	T <sub>A</sub> = −55°C Max	Unita
t <sub>PLH</sub>	Propagation Delay Time, Low-to-High Level Output	$V_{ID} = 0V \text{ to } + 3.0V$ $C_L = 15 \text{ pF}, Figure 7$	10	19	27	38	38	ns
t <sub>PHL</sub>	Propagation Delay Time, High-to-Low Level Output		10	19	27	38	38	ns
tzH	Output Enable Time to High Level	C <sub>L</sub> = 15 pF, <i>Figure 8</i>		10	20	30	30	ns
tzL	Output Enable Time to Low Level			12	20	30	30	ns
tHZ	Output Disable Time from High Level	C <sub>L</sub> = 5.0 pF, <i>Figure 8</i>		12	20	30	30	ns
1		C <sub>L</sub> = 20.0 pF, <i>Figure 8</i> (Note 14)		12	30	40	40	ns
t <sub>LZ</sub>	Output Disable Time from Low Level	C <sub>IL</sub> = 50 pF, Figure 8		12	20	30	30	ns
tPLH-tPHL	Pulse Width Distortion (SKEW)	Figure 7		1.0	8	16	16	ns


Ordering Number: DS16F95J/883, NS Package Number J08A DS16F95E/883, NS Package Number E20A DS16F95W/883, NS Package Number W10A

SMD Number:	DS16F95J/883 ↔ 5962-896150PX
	DS16F95E/883 ↔ 5962-8961502X
	DS16F95W/883 ↔ 5962-896150HX










Note:

The line should be terminated at both ends in its characteristic impedance, typically 120Ω. Stub lengths off the main line should be kept as short as possible.

# **Connection Diagrams**



RO

RE


DE

DI

GND C

Order Number DS16F95, DS16F95J/883, DS36F95J See NS Package Number J08A

20-Lead Ceramic Leadless Chip Carrier



TL/F/9629-19

DS16F95/DS36F95