



DP84412 Dynamic RAM Controller Interface Series Circuit for the Series 32000® CPU

General Description

The DP84412 is a new Programmable Array Logic (PAL®) device, that replaces the DP84312, designed to allow an easy interface between the National Semiconductor Series 32000 family of processors and the National Semiconductor DP8409A, DP8429, or DP8419 DRAM controller.


The new DP84412 supplies all the control signals needed to perform memory read, write and refresh and work with the National Semiconductor Series 32000 family of processors up to 10 MHz. Logic is also included to insert WAIT states, if wanted, into the microprocessor READ or WRITE cycles when using fast CPUs.

Features

- Provides a 3-chip solution for the Series 32000 family, dynamic RAM interface (DP8409A or DP8419, DP84412, and clock divider).

- Works with all Series 32000 family speed versions up to 10 MHz.
- Operation of Series 32000 processor at 10 MHz with no WAIT states.
- Controls DP8409A or DP8419 Mode 5 accesses, hidden refreshes and Mode 1 Forced Refreshes automatically.
- Inserts WAIT states in READ or WRITE cycles automatically depending on whether WAITRD or WAITWR are low, or if \overline{CS} becomes active during a forced Refresh cycle.
- Uses a standard National Semiconductor PAL part (DMPAL16R6A).
- The PAL logic equations can be modified by the user for his specific application and programmed into any of the PALs in the National Semiconductor family, including the new very high speed PALs ("B" PAL parts).

Connection Diagram



Order Number DP84412J or DP84412N
See NS Package Number N20A or J20A

TL/F/8397-1

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

	Operating	Programming		Operating	Programming
Supply Voltage, V_{CC}	7V	12V	Off-State Output Voltage	5.5V	12V
Input Voltage	5.5V	12V	Storage Temperature Range	-65°C to +150°C	

Recommended Operating Conditions

Symbol	Parameter	Commercial			Units
		Min	Typ	Max	
V_{CC}	Supply Voltage	4.75	5	5.25	V
t_w	Width of Clock	Low	15	10	ns
		High	15	10	
t_{su}	Setup Time from Input or Feedback to Clock	25	16		ns
t_h	Hold Time	0	-10		ns
T_A	Operating Free-Air Temperature	0	25	75	°C
T_C	Operating Case Temperature				°C

Electrical Characteristics Over Recommended Operating Temperature Range

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
V_{IH}	High Level Input Voltage		2			V
V_{IL}	Low Level Input Voltage				0.8	V
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min}, I_I = -18 \text{ mA}$		-0.8	-1.5	V
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}$ $V_{IL} = 0.8 \text{ V}$ $V_{IH} = 2 \text{ V}$ $I_{OH} = -3.2 \text{ mA COM}$	2.4	2.8		V
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}$ $V_{IL} = 0.8 \text{ V}$ $V_{IH} = 2 \text{ V}$ $I_{OL} = 24 \text{ mA COM}$		0.3	0.5	V
I_{OZH}	Off-State Output Current	$V_{CC} = \text{Max}$ $V_{IL} = 0.8 \text{ V}$ $V_{IH} = 2 \text{ V}$ $V_O = 2.4 \text{ V}$			100	μA
I_{OZL}					-100	μA
I_I	Maximum Input Current	$V_{CC} = \text{Max}, V_I = 5.5 \text{ V}$			1	mA
I_{IH}	High Level Input Current	$V_{CC} = \text{Max}, V_I = 2.4 \text{ V}$			25	μA
I_{IL}	Low Level Input Current	$V_{CC} = \text{Max}, V_I = 0.4 \text{ V}$		-0.02	-0.25	mA
I_{OS}	Output Short-Circuit Current	$V_{CC} = 5 \text{ V}$ $V_O = 0 \text{ V}$	-30	-70	-130	mA
I_{CC}	Supply Current	$V_{CC} = \text{Max}$		120	180	mA

V_{CC} = Max at minimum temperature.

[illegible]

3-26

Mnemonic Description

INPUTS SIGNALS

- 1) "FCLK" Fast clock from the NS32201 TCU clock chip, this signal runs at twice the speed of the system clock.
- 2) "TSO" From the NS32201 TCU clock chip, this signal indicates the start of the "T2" state and goes high at the beginning of the "T4" state.
- 3) "RFI/O" RFRQ (refresh request) in mode 5. From 8409A, an active low signal.
- 4) "ADS" From the Series 32000 CPU, address strobe. If the system includes the MMU (NS32082) then $\overline{\text{PAV}}$ should be connected to this input.
- 5) "DDIN" Used to differentiate between READ and WRITE cycles, and to allow $\overline{\text{CS}}$ READ cycles to start early.
- 6) "WAITWRITE" This signal is used to add a WAIT state into a $\overline{\text{CS}}$ WRITE access cycle, and delay $\overline{\text{RASIN}}$ until the end of the "T2" clock period.
- 7) "CTTL" From the NS32201 TCU clock chip, this signal runs at the system clock frequency.
- 8) " $\overline{\text{CS}}$ " From decoder chip (chip select) (active low).
- 9) "WAITREAD" Used to insert 1 wait state into the Series 32000 READ bus cycle. The wait state allows the use of memory with longer access times (t_{CAC}). An active low signal.
- 10) " $\overline{\text{OE}}$ " This input enables the outputs of the "D-Flip Flop" outputs of the PAL.

OUTPUTS SIGNALS

- 1) "MODE" This pin goes to M2 on the DP8409A to change from mode 5 to mode 1 (only used for forced refresh).
- 2) "2DLY" Delay used internal to the PAL.
- 3) "3DLY" Delay used internal to the PAL.
- 4) "4DLY" Delay used internal to the PAL.
- 5) "RASIN" To the 8409A (creates RASs). Goes low earlier for READ cycles than WRITE cycles.
- 6) "CYCLED" Goes active low once a hidden refresh (non $\overline{\text{CS}}$ cycle) or DRAM access has been performed. $\overline{\text{CYCLED}}$ always goes low at the beginning of the "T3" processor state. This signal goes high (reset) by the end of the processor bus cycle as indicated by TSO being high.
- 7) "CWAIT" This output inserts "WAIT" or "HOLD" states into the NS32016 machine cycles (only WAIT states are used in this application). This output is in "not enabled" condition when $\overline{\text{CS}}$ is high (not chip selected).
- 8) "INCYCLE" This signal goes active from the CPU ADS signal. This signal indicates that the processor is doing an access somewhere in the system. This signal stays low for several T states of the access cycle.

Functional Description

The following description applies to both the DP8409A and the DP8419 dynamic RAM controllers.

A memory cycle starts when chip select ($\overline{\text{CS}}$) and address strobe (ADS) are true. $\overline{\text{RASIN}}$ is supplied from the DP84412 to the DP8409A dynamic RAM controller, which then supplies a $\overline{\text{RAS}}$ signal to the selected dynamic RAM bank. After the necessary row address hold time, the DP8409A switches the address outputs to the column address. The DP8409A then supplies the required $\overline{\text{CAS}}$ signal to the DRAM. In order to do byte operations it is suggested that the user provide external logic, as shown in the system block diagram, to produce a HIGH WRITE ENABLE and/or a LOW WRITE ENABLE. To differentiate between a READ and a WRITE, the DDIN signal from the CPU is used. DDIN is also supplied to the external WRITE ENABLE logic.

A refresh cycle is started by one of two conditions. The refresh cycle caused by the first condition is called a hidden refresh. This occurs when refresh clock (RFCK) is high, $\overline{\text{CS}}$ is not true, and $\overline{\text{RASIN}}$ goes true. Here the CPU is accessing something else in the system and the DRAM can be refreshed at that time, thereby being transparent to the CPU. The second type of refresh is called forced refresh. This occurs if no hidden refresh was performed while RFCK was high. When RFCK transitions low a refresh request (RFRQ) is generated. If there is not a DRAM access in progress the DP84412 will force a refresh by putting the DP8409A into mode 1 (automatic forced refresh mode). If the CPU tries to access the DRAM during a forced refresh cycle WAIT states will be inserted into its cycles until the forced refresh is over and the DRAM $\overline{\text{RAS}}$ precharge time has been met. Then the pending DRAM access will be allowed to take place.

The DP84412 also allows forced refreshes to take place during long accesses of other devices. For instance, if EEPROM takes several microseconds to write to, the DRAM will still be refreshed while that access is in progress.

In a standard memory cycle, the access can be slowed down by one clock cycle to accommodate slower memories or allow time to generate parity. This is accomplished by inserting a WAIT state into the processor access cycle. The DP84412 can insert WAIT states into either READ or WRITE cycles, or both. The extra WAIT state will not appear during the hidden refresh cycle, so faster devices on the CPU bus will not be affected.

System Interface Description

All members of the Series 32000 family of processors are able to use the DP84412.

The DP84412 differentiates between READ and WRITE cycles, allowing the $\overline{\text{RASIN}}$ signal to start earlier during a READ cycle compared to a WRITE cycle.

$\overline{\text{RASIN}}$ during a READ cycle will always start at the beginning of the "T2" processor cycle. The user must also guarantee that $\overline{\text{CS}}$ is valid a minimum of 30 ns before $\overline{\text{RASIN}}$ becomes valid. The worst case would be at 10 MHz where FCLK precedes PH11 by a maximum of 10 ns. $\overline{\text{RASIN}}$ can occur a minimum of approximately 8 ns after FCLK. Therefore $\overline{\text{CS}}$ must occur a minimum of 32 ns (30 ns + 2 ns) before the rising edge of PH11 at 10 MHz.

The user may want to tie $\overline{\text{CS}}$ low on the DP8409A/19 (disable HIDDEN REFRESH) and use the system transceivers to select the DRAM. In this case one only needs to concern himself with the 10 ns address setup time to $\overline{\text{RASIN}}$.

System Interface Description (Continued)

The DP84412 can be used in a system with the MMU (NS32082) but the signal PAV would be connected to the ADS input instead of ADS.

Several other critical parameters in this application that involve the input signals $\overline{\text{DDIN}}$, $\overline{\text{CWAIT}}$, $\overline{\text{TSO}}$, and FCLK. These parameters become most critical at 10 MHz where it is suggested that they are directly connected to the corresponding pins of the Series 32000 family ICs.

This section of the data sheet goes through the calculation of the "tRAC" (RAS access time) and "tCAC" (CAS access time) required by the DRAM for the Series 32000 family CPUs to operate at a particular clock frequency without introducing wait states into the processor access cycles. Both "tRAC" and "tCAC" must be considered in determining what speed DRAM can be used in a particular system design. The DRAM chosen must meet both the "tRAC" and "tCAC" parameters calculated. In order to determine the "tRAC" and "tCAC" needed the DP8419 and fast PALs ("B" type PALs) timing parameters were used. If the user is using the DP8408A/09A or a slower PAL device he should substitute their respective delays into the equations below.

Most all of the calculations contained in this note use "RAHS" = 1 (15 ns guaranteed minimum row address hold time). Calculations only used "RAHS" = 0 (25 ns guaranteed minimum row address hold time) when the calculated access time from RAS exceeded 200 ns. This is because DRAMs can be found with row access times up to 150 ns that require only 15 ns row address hold times.

EXAMPLE DRAM TIMING CALCULATIONS

A) 8 MHz Series 32000 CPU, No Wait states

#1) $\overline{\text{RASIN}} = T_1 - 2 \text{ ns (FCLK to PHI1 skew)} + 12 \text{ ns ("B" PAL clocked output)} = 125 - 2 + 12 = 135 \text{ ns maximum}$

#2) $\overline{\text{RASIN}} \text{ to } \overline{\text{RAS}} \text{ low} = 20 \text{ ns maximum (DP8419)}$

#3) $\overline{\text{RASIN}} \text{ to } \overline{\text{CAS}} \text{ low} = 80 \text{ ns (DP8419 } \overline{\text{RASIN}} - \overline{\text{CAS}} \text{ low)} - 3 \text{ ns (load of 72 DRAMs instead of 88 DRAMs speeded in data sheet)} = 77 \text{ ns}$

#4) 74F245 transceiver delay = 7 ns maximum

#5) CPU data setup time to "T4" = data setup to PHI2 T.E. + maximum PHI2 F.E. to PHI1 R.E. = 15 + 5 = 20 ns minimum

"tRAC" = $T_1 + T_2 + T_3 - \#1 - \#2 - \#4 - \#5$

$$= 125 + 125 + 125 - 135 - 20 - 7 - 20 = 193 \text{ ns}$$

"tCAC" = $T_1 + T_2 + T_3 - \#1 - \#3 - \#4 - \#5$

$$= 125 + 125 + 125 - 135 - 77 - 7 - 20 = 136 \text{ ns}$$

Therefore the DRAM chosen should have a "tRAC" less than or equal to 193 ns and a "tCAC" less than or equal to 136 ns. Standard 150 ns DRAMs meet this criteria.

The minimum $\overline{\text{RAS}}$ PRECHARGE TIME will be approximately one and one half clock periods = $125 + 62 = 187 \text{ ns}$.

The minimum $\overline{\text{CAS}}$ PRECHARGE TIME will be approximately one and one half clock periods plus 35 ns (minimum $t_{\text{RCL}} - t_{\text{RCH}}$ for the DP8409-2) = $125 + 62 + 35 = 222 \text{ ns}$.

The minimum $\overline{\text{RAS}}$ PULSE WIDTH will be approximately two clock periods - 5 ns (maximum $t_{\text{RPL}} - t_{\text{RPD}}$ for the DP8409-2) = $250 - 5 = 245 \text{ ns}$.

The minimum $\overline{\text{CAS}}$ PULSE WIDTH will be approximately two clock periods - 70 ns (maximum $t_{\text{RCL}} - t_{\text{RCH}}$ for the DP8409-2) = $250 - 70 = 180 \text{ ns}$.

The smallest pulse widths are generated during WRITE cycles since $\overline{\text{RASIN}}$ during WRITE cycles starts later than $\overline{\text{RASIN}}$ during READ cycles.

If one inserted a WAIT state in READ cycles the DRAM column access times and the $\overline{\text{RAS}}$ pulse width would be increased by one clock period (125 ns in this case). A WAIT state in WRITE cycles would just increase the $\overline{\text{RAS}}$ pulse width by one clock period.

B) 10 MHz Series 32000, No Wait States

#1) $\overline{\text{RASIN}} \text{ low} = T_1 - 2 \text{ ns (FCLK - PHI1 skew)} + 12 \text{ ns ("B" PAL clocked output)} = 100 - 2 + 12 = 110 \text{ ns maximum}$

#2) $\overline{\text{RASIN}} \text{ to } \overline{\text{RAS}} \text{ low} = 20 \text{ ns maximum}$

#3) $\overline{\text{RASIN}} \text{ to } \overline{\text{CAS}} \text{ low} = 80 \text{ ns maximum (DP8419 } \overline{\text{RASIN}} - \overline{\text{CAS}} \text{ low)} - 3 \text{ ns (load of 72 DRAMs instead of 88 DRAMs speeded in data sheet)} = 77 \text{ ns}$

#4) 74F245 transceiver delay = 7 ns maximum

#5) CPU data setup time to "T4" = data setup to PHI2 T.E. + maximum PHI2 F.E. to PHI1 R.E. = 15 + 5 = 15 ns minimum

"tRAC" = $T_1 + T_2 + T_3 - \#1 - \#2 - \#4 - \#5$

$$= 100 + 100 + 100 - 110 - 20 - 7 - 15 = 148 \text{ ns}$$

"tCAC" = $T_1 + T_2 + T_3 - \#1 - \#3 - \#4 - \#5$

$$= 100 + 100 + 100 - 110 - 77 - 7 - 15 = 91 \text{ ns}$$

Therefore the DRAM chosen should have a "tRAC" less than or equal to 148 ns and a "tCAC" less than or equal to 91 ns. Standard 120 ns DRAMs meet this criteria.

The minimum $\overline{\text{RAS}}$ PRECHARGE TIME will be approximately one and one half clock periods = $100 + 50 = 150 \text{ ns}$.

The minimum $\overline{\text{CAS}}$ PRECHARGE TIME will be approximately one and one half clock periods plus 35 ns (minimum $t_{\text{RCL}} - t_{\text{RCH}}$ for the DP8409-2) = $100 + 50 + 35 = 185 \text{ ns}$.

The minimum $\overline{\text{RAS}}$ PULSE WIDTH will be approximately two clock periods - 5 ns (maximum $t_{\text{RPL}} - t_{\text{RPD}}$ for the DP8409-2) = $200 - 5 = 195 \text{ ns}$.

The minimum $\overline{\text{CAS}}$ PULSE WIDTH will be approximately two clock periods - 70 ns (maximum $t_{\text{RCL}} - t_{\text{RCH}}$ for the DP8409-2) = $200 - 70 = 130 \text{ ns}$.

The smallest pulse widths are generated during WRITE cycles since $\overline{\text{RASIN}}$ during WRITE cycles starts later than $\overline{\text{RASIN}}$ during READ cycles.

If one inserted a WAIT state in READ cycles the DRAM column access times and the $\overline{\text{RAS}}$ pulse width would be increased by one clock period (100 ns in this case). A WAIT state in WRITE cycles would just increase the $\overline{\text{RAS}}$ pulse width by one clock period.

SUGGESTIONS

It is suggested that the DP8409A could be used up to 8 MHz. Above 8 MHz one should use the DP8409-2 or the DP8419. Also, fast PALs ("A" or "B" parts) should be used at 8 MHz and above.

INTERPRETING THE DP84412 PAL EQUATIONS

The boolean equations for the DP84412 were written using the standard PALASM™ format. In other words the equation: "IF (V_{CC}) $\text{RASIN} = \text{INCY} * \text{MODE} * 4D * \text{DDIN}$ " will mean;

The output " $\overline{\text{RASIN}}$ " (see pin list for DP84412) will be active low (inverted RASIN) when the output "INCY" is low (making INCY high) AND the output "MODE" is high AND the output "4D" is low (making 4D high) AND the input $\overline{\text{DDIN}}$ is low (making $\overline{\text{DDIN}}$ high).

PAL Boolean Equations

PAL16R6A ;FAST PAL

NEW PAL FOR THE NATIONAL SEMICONDUCTOR NS32016, 32008, 32032

NATIONAL SEMICONDUCTOR (WORKS UP 10 MHz)

FCLK TSO RFIO ADS DDIN WAITWR CTTL CS WAITRD GND
OE CWAIT 4DLY 3DLY 2DLY MODE RASIN CYCLED INCY VCC

```

RASIN := INCY*CYCLED*MODE*CTTL*DDIN+           ;Start RASIN fast during
                                                ; "READ" cycle
        INCY*MODE*2DLY*WAITWR+                 ; "WRITE" cycle without WAIT states
        CS*INCY*MODE*2DLY+                       ; Hidden Refresh RASIN
        CS*INCY*MODE*2DLY*WAITWR*CTTL+          ; "WRITE" cycle with WAIT states
        RASIN*INCY*MODE*2DLY                     ; continue RASIN

CYCLED := MODE*2DLY*WAITWR*DDIN*CTTL+           ;No WAITS inserted
        MODE*2DLY*WAITRD*DDIN*CTTL+           ;No WAITS inserted
        MODE*2DLY*4DLY*WAITRD*DDIN*CTTL+       ;WAIT in READ cycle
        MODE*2DLY*4DLY*WAITWR*DDIN*CTTL+       ;WAIT in WRITE cycle
        CYCLED*TSO*MODE+
        CYCLED*MODE*CTTL

MODE := RFIO*INCY*2DLY*CTTL+                     ;forced refresh during idle
                                                ;states, in long cycles,
        MODE*3DLY+                             ;or at the end of a cycle
        MODE*4DLY+
        MODE*CTTL

2DLY := MODE*4DLY*CTTL+
        2DLY*CTTL+
        INCY*CYCLED*MODE*3DLY*4DLY*CTTL+
        CS*DDIN*WAITRD*INCY*MODE*2DLY*3DLY*4DLY+ ;extend 2DLY if
        CS*DDIN*WAITWR*INCY*MODE*2DLY*3DLY*4DLY ; WAIT states
                                                ; are wanted

3DLY := 2DLY*4DLY*CTTL+
        3DLY*CTTL

4DLY := 3DLY*CTTL+
        4DLY*CTTL+
        INCY*MODE*CTTL+
        INCY*MODE*2DLY*CTTL


IF (VCC) INCY = ADS*MODE+
        CS*TSO*CYCLED*MODE*2DLY*4DLY+         ;Start INCY for CS
        INCY*CYCLED+                           ;access after forced
        INCY*2DLY                               ;refresh

IF (CS) CWAIT=CS*TSO*CYCLED*MODE*2DLY*4DLY+     ;for Access during
                                                ;forced refresh
        CS*TSO*MODE+                           ;during forced refresh
        CS*INCY*CYCLED*DDIN*WAITRD*MODE*2DLY*3DLY*4DLY+
                                                ; CS READ cycle with
                                                ; WAIT states
        CS*INCY*CYCLED*DDIN*WAITWR*MODE*2DLY*3DLY*4DLY
                                                ; CS WRITE cycle with
                                                ; WAIT states

```


FIGURE 1. Equations for the Series 32000 Family Interface PAL

System Timing Diagrams




TL/F/8397-3

System Timing Diagrams (Continued)



TL/F/8397-4


System Timing Diagrams (Continued)



TL/F/8397-5


System Timing Diagrams (Continued)

DP84412




TL/F/8397-6

System Timing Diagrams (Continued)




TL/F/8397-7

System Timing Diagrams (Continued)



TL/F/8397-8

System Timing Diagrams (Continued)



TL/F/8397-9